Boots – shoes – and leggings
Patent
1995-08-31
1997-11-04
Ngo, Chuong D.
Boots, shoes, and leggings
G06F 752
Patent
active
056847319
ABSTRACT:
A multiplier which uses Booth recoding to multiply large word length operands. A first operand is fully loaded into a shift register. The loading of the second operand is then begun, with the recoding operation beginning after the loading of the minimum number of bits of the second operand required for the first stage of the recoding. The recoded portions of the second operand are used to select what factor of the first operand to use in forming the partial product terms. The partial product terms are added using carry save addition, with the least significant bits being used to form the least significant bits of the final product. The most significant bits of the final product are then formed by adding the partial sum and carry save data from the partial product summations. This summing of the partial sum and carry save data is performed using a data bus width carry look ahead adder instead of the adders used for the partial product accumulation, as is done in typical Booth recoding multipliers.
REFERENCES:
patent: 4727507 (1988-02-01), Miyanaga
patent: 4769780 (1988-09-01), Chang
patent: 5253195 (1993-10-01), Broker et al.
Koren, Israel, "High-Speed Multiplication", Computer Arithmetic Algorithms, Chapter 6, pp. 99-106, Prentice Hall, Inc., 1993.
Short, Kenneth L., Microprocessors, Microprocessors and Programmed Logic, Second Edition, pp. 241-243, Prentice-Hall, Inc., 1987.
Taylor, Fred J., Digital Filter Design Handbook, pp. 578-581, Marcel Dekker, Inc., 1983.
Rabiner, Lawrence R. & Gold, Bernard, Theory And Application of Digital Signal Processing, pp. 514-524, Prentice-Hall, Inc. 1975.
Ohkubo, Norio et al., "A 4.4 ns CMOS 54.times.54-b Multiplier Using Pass-Transistor Multiplexer", IEEE Journal of Solid-State Circuits, vol. 30, No. 3, pp. 251-257, Mar. 1995.
Omondi, Amos R., Computer Arithmetic Systems; Algorithms, Architecture and Implementations, pp. 152 & 154, Prentice-Hall, 1994.
Patterson, David A., "Computer Arithmetic", Computer Architecture A Quantitative Approach, pp. A-1 thru A-10 & A-39 thru A-44, Morgan Kaufmann Publishers, Inc., 1990.
National Semiconductor Corporation
Ngo Chuong D.
LandOfFree
Booth multiplier using data path width adder for efficient carry does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Booth multiplier using data path width adder for efficient carry, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Booth multiplier using data path width adder for efficient carry will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1838297