Boots – shoes – and leggings
Patent
1994-06-24
1996-04-09
Mai, Tan V.
Boots, shoes, and leggings
G06F 752
Patent
active
055067999
ABSTRACT:
A multiplying circuit having sign carry correcting circuits which set all bits of a multiplier Y subjected to sign extension to a certain specific value ("0" or "1"), and when a sign bit, which is the highest bit of effective data in the data to be multiplied, is carried, a specific value signal is input to a bit input portion of a Booth decoder, receiving both the least significant invalid bit and the most significant effective bit of the multiplier, according to a value of a sign extension control signal. In addition, a value inputted to partial product adding circuits from an intermediate result shift circuit is set to a multiplicand value according to the value of a predetermined number of least significant bits of the multiplier, and the multiplier bits excluding the predetermined number of least significant bits inputted to the intermediate result shift circuit are inputted to multiple generating circuits. Thus, a sign extension function or the number of adding circuits to be added in the case of producing a remainder in the number of partial products, at the time of dividing the multiplication into a plurality of operation cycles, are reduced to suppress a circuit scale from becoming larger.
REFERENCES:
patent: 4546446 (1985-10-01), Machida
patent: 5231415 (1993-07-01), Hagihara
patent: 5303178 (1994-04-01), Ozaki
Mai Tan V.
Mitsubishi Denki Kabushi Kaisha
LandOfFree
Booth array multiplying circuit having carry correction does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Booth array multiplying circuit having carry correction, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Booth array multiplying circuit having carry correction will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-143729