Boosting to control programming of non-volatile memory

Details Boosting to control programming of non-volatile memory Boosting to control programming of non-volatile memory

2007-11-26

2008-08-12

Hoang, Huan (Department: 2827)

Static information storage and retrieval

Floating gate

Particular connection

C365S185180

Reexamination Certificate

active

07411827

ABSTRACT:
Boosting signals are applied to unselected word lines for a set of NAND strings while a program voltage signal is applied to a selected word line. For a selected NAND string, in a first interval, the drain select gate is opened so that the NAND string communicates with a respective bit line to discharge channel boosting in the NAND string. In a second interval, the drain select gate is closed so that the NAND string is cutoff from the bit line, and the bit line voltage is raised from the level which allows discharging to an inhibit level. In a third interval, the drain select gate is opened again, and the inhibit level of the bit line slows programming. This approach avoids raising the NAND string to a respective starting condition which is based on a source follower action of the drain select gate.

REFERENCES:
patent: 4357685 (1982-11-01), Daniele et al.
patent: 5053990 (1991-10-01), Kreifels et al.
patent: 5095344 (1992-03-01), Harari
patent: 5172338 (1992-12-01), Mehrotra et al.
patent: 5220531 (1993-06-01), Blyth et al.
patent: 5313421 (1994-05-01), Guterman et al.
patent: 5386422 (1995-01-01), Endoh et al.
patent: 5412601 (1995-05-01), Sawada et al.
patent: 5521865 (1996-05-01), Ohuchi et al.
patent: 5570315 (1996-10-01), Tanaka et al.
patent: 5652719 (1997-07-01), Tanaka et al.
patent: 5712180 (1998-01-01), Guterman et al.
patent: 5712815 (1998-01-01), Bill et al.
patent: 5761222 (1998-06-01), Baldi
patent: 5774397 (1998-06-01), Enhoh et al.
patent: 5870344 (1999-02-01), Ozawa
patent: 5890192 (1999-03-01), Lee et al.
patent: 5909393 (1999-06-01), Tran et al.
patent: 5949714 (1999-09-01), Hemink et al.
patent: 5978267 (1999-11-01), Chen
patent: 5991202 (1999-11-01), Derhacobian et al.
patent: 6046935 (2000-04-01), Takeuchi et al.
patent: 6151248 (2000-11-01), Harari et al.
patent: 6181606 (2001-01-01), Choi
patent: 6222762 (2001-04-01), Guterman et al.
patent: 6243290 (2001-06-01), Kurata et al.
patent: 6259624 (2001-07-01), Nobukata
patent: 6266270 (2001-07-01), Nobukata
patent: 6282117 (2001-08-01), Tanaka et al.
patent: 6301161 (2001-10-01), Holzmann et al.
patent: 6307785 (2001-10-01), Takeuchi et al.
patent: 6317364 (2001-11-01), Guterman et al.
patent: 6363010 (2002-03-01), Tanaka
patent: 6424566 (2002-07-01), Parker
patent: 6456528 (2002-09-01), Chen
patent: 6522580 (2003-02-01), Chen et al.
patent: 6522583 (2003-02-01), Kanda
patent: 6525964 (2003-02-01), Tanaka
patent: 6529410 (2003-03-01), Han
patent: 6529412 (2003-03-01), Chen et al.
patent: 6532172 (2003-03-01), Harari et al.
patent: 6643188 (2003-11-01), Tanaka
patent: 6661707 (2003-12-01), Choi
patent: 6738289 (2004-05-01), Gongwer
patent: 6801458 (2004-10-01), Sakui
patent: 6804150 (2004-10-01), Park
patent: 6813187 (2004-11-01), Lee
patent: 6859397 (2005-02-01), Lutze
patent: 6888758 (2005-05-01), Hemink et al.
patent: 6917542 (2005-07-01), Chen et al.
patent: 6930921 (2005-08-01), Matsunaga
patent: 6956770 (2005-10-01), Khalid
patent: 7020026 (2006-03-01), Guterman et al.
patent: 7023733 (2006-04-01), Guterman
patent: 7031192 (2006-04-01), Park et al.
patent: 7035146 (2006-04-01), Hemink et al.
patent: 7064980 (2006-06-01), Cernea
patent: 7073103 (2006-07-01), Gongwer et al.
patent: 7088621 (2006-08-01), Guterman et al.
patent: 7139198 (2006-11-01), Guterman et al.
patent: 7177199 (2007-02-01), Chen
patent: 7237074 (2007-06-01), Guterman et al.
patent: 7280408 (2007-10-01), Guterman
patent: 7290109 (2007-10-01), Horii
patent: 7301812 (2007-11-01), Guterman
patent: 2002/0071312 (2002-06-01), Tanaka
patent: 1 154 439 (2001-11-01), None
Office Action dated Jan. 30, 2008, Korean Patent Application No. 7025632/2006.
Kurata, Hideaki, et al., Constant-Charge-Injection Programming for 10-MB/s Multilevel AG-AND Flash Memories, 2002 Symposium On VLSI Circuits Digest of Technical Papers, pp. 302-303.
Nobukata, Hiromi, et al., A 144Mb 8-Level NAND Flash Memory with Optimized Pulse Width Programming, 1999 Symposium on VLSI Circuits Digest of Technical Papers, pp. 39-40.
Ohkawa, Masayoshi, et al., TP 2.3: A 98 mm2 3.3V 64Mb Flash Memory with FN-NOR Type 4-level Cell, 1996 IEEE International Solid-State Circuits Conference, pp. 36-37.
Takeuchi, et al., A Source-line Programming Scheme for Low Voltage Operation NAND Flash Memories, 1999 Symposium on VLSI Circuits Digest of Technical Papers, pp. 37-38.
W.S. Johnson et al., “A 16Kb Electrically Erasable Nonvolatile Memory,” 1980 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, Feb. 1980, vol. XXIII, pp. 152-153.
Office Action dated Mar. 25, 2008, Taiwan Patent Application No. 094114591.
Office Action dated Apr. 29, 2008, Korean Patent Application No. 7001028/2007.

Affiliated with

Also associated with

Rating

Boosting to control programming of non-volatile memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Boosting to control programming of non-volatile memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Boosting to control programming of non-volatile memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4019487