Boosting to control programming of non-volatile memory

Details Boosting to control programming of non-volatile memory Boosting to control programming of non-volatile memory

2007-11-27

2007-11-27

Hoang, Huan (Department: 2827)

Static information storage and retrieval

Floating gate

Particular biasing

C365S185170

Reexamination Certificate

active

11392901

ABSTRACT:
A system is disclosed for programming non-volatile memory with greater precision. In one embodiment, the system includes applying a first phase of a boosting signal to one or more unselected word lines for a set of NAND strings, applying a programming level to selected bit lines of the NAND strings while applying the first phase of the boosting signal, and applying an inhibit level to unselected bit lines of the NAND strings while applying the first phase of the boosting signal. Subsequently, a second phase of the boosting signal is applied to the one or more unselected word lines and the signal(s) on the selected bit lines are changed by applying the inhibit level to the selected bit lines so that NAND strings associated with the selected bit lines will be boosted by the second phase of the boosting signal. A program voltage signal is applied to a selected word line in order to program storage elements connected to the selected word line.

REFERENCES:
patent: 4357685 (1982-11-01), Daniele et al.
patent: 5053990 (1991-10-01), Kreifels et al.
patent: 5220531 (1993-06-01), Blyth et al.
patent: 5313421 (1994-05-01), Guterman et al.
patent: 5412601 (1995-05-01), Sawada et al.
patent: 5521865 (1996-05-01), Ohuchi et al.
patent: 5570315 (1996-10-01), Tanaka et al.
patent: 5652719 (1997-07-01), Tanaka et al.
patent: 5712180 (1998-01-01), Guterman et al.
patent: 5712815 (1998-01-01), Bill et al.
patent: 5761222 (1998-06-01), Baldi
patent: 5870344 (1999-02-01), Ozawa
patent: 5909393 (1999-06-01), Tran et al.
patent: 5949714 (1999-09-01), Hemink et al.
patent: 5978267 (1999-11-01), Chen
patent: 5991202 (1999-11-01), Derhacobian et al.
patent: 6151248 (2000-11-01), Harari et al.
patent: 6222762 (2001-04-01), Guterman et al.
patent: 6243290 (2001-06-01), Kurata et al.
patent: 6259624 (2001-07-01), Nobukata
patent: 6266270 (2001-07-01), Nobukata
patent: 6282117 (2001-08-01), Tanaka et al.
patent: 6301161 (2001-10-01), Holzmann et al.
patent: 6307785 (2001-10-01), Takeuchi et al.
patent: 6317364 (2001-11-01), Guterman et al.
patent: 6363010 (2002-03-01), Tanaka
patent: 6424566 (2002-07-01), Parker
patent: 6522580 (2003-02-01), Chen et al.
patent: 6525964 (2003-02-01), Tanaka et al.
patent: 6529412 (2003-03-01), Chen et al.
patent: 6532172 (2003-03-01), Harari et al.
patent: 6661707 (2003-12-01), Choi
patent: 6813187 (2004-11-01), Lee
patent: 6859397 (2005-02-01), Lutze
patent: 6930921 (2005-08-01), Matsunaga
patent: 7023733 (2006-04-01), Guterman et al.
patent: 7088621 (2006-08-01), Guterman et al.
patent: 2002/0003722 (2002-01-01), Kanda et al.
patent: 2002/0071312 (2002-06-01), Tanaka et al.
patent: 2002/0118574 (2002-08-01), Gongwer et al.
patent: 2003/0048662 (2003-03-01), Park et al.
patent: 2003/0147278 (2003-08-01), Tanaka et al.
patent: 2004/0032788 (2004-02-01), Sakui et al.
patent: 2005/0015539 (2005-01-01), Horii
patent: 2005/0083735 (2005-04-01), Chen
patent: 1 154 439 (2001-11-01), None
U.S. Appl. No. 10/667,222, filed Sep. 17, 2003, Cernea et al.
U.S. Appl. No. 10/667,223, filed Sep. 17, 2003, Khalid et al.
Kurata, Hideaki, et al., Constant-Charge-Injection Programming for 10-MB/s Multilevel AG-AND Flash Memories, 2002 Symposium On VLSI Circuits Digest of Technical Papers, pp. 302-303.
Johnson, William S., et al., Session XII: ROMs, PROMs and EROMs, 1980 IEEE International Solid State Circuits Conference, pp. 152-153.
Nobukata, Hiromi, et al., A 144Mb 8-Level NAND Flash Memory with Optimized Pulse Width Programming, 1999 Symposium on VLSI Circuits Digest of Technical Papers, pp. 39-40.
Ohkawa, Masayoshi, et al., TP 2.3: A 98 mm2 3.3V 64Mb Flash Memory with FN-NOR Type 4-level Cell, 1996 IEEE International Solid-State Circuits Conference, pp. 36-37.
Takeuchi, et al., A Source-line Programming Scheme for Low Voltage Operation NAND Flash Memories, 1999 Symposium on VLSI Circuits Digest of Technical Papers, pp. 37-38.
Notice of Allowance dated Jun. 26, 2007, U.S. Appl. No. 11/207,260, filed Aug. 18, 2005.

Affiliated with

Also associated with

Rating

Boosting to control programming of non-volatile memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Boosting to control programming of non-volatile memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Boosting to control programming of non-volatile memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3859846