Static information storage and retrieval – Floating gate – Particular biasing
Reexamination Certificate
2008-10-31
2010-11-16
Tran, Michael T (Department: 2827)
Static information storage and retrieval
Floating gate
Particular biasing
C365S185240
Reexamination Certificate
active
07835187
ABSTRACT:
A method and device using bitline-bitline capacitance between adjacent bitlines to boost seed voltage in a memory device are provided. The method may include a precharge phase, a boost phase, an equalize phase, and a lock in phase. In one embodiment, the method may include boosting the seed voltage twice. The bitlines may be divided into one or more segments.
REFERENCES:
patent: 7064980 (2006-06-01), Cernea et al.
patent: 2007/0297234 (2007-12-01), Cernea et al.
Mielke Neal R
Parat Krishna
Tamada Satoru
Cool Patent P.C.
Curtin Joseph P.
Intel Corporation
Tran Michael T
LandOfFree
Boosting seed voltage for a memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Boosting seed voltage for a memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Boosting seed voltage for a memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4178575