Active solid-state devices (e.g. – transistors – solid-state diode – Integrated circuit structure with electrically isolated... – Passive components in ics
Reexamination Certificate
2000-06-14
2004-07-06
Thomas, Tom (Department: 2815)
Active solid-state devices (e.g., transistors, solid-state diode
Integrated circuit structure with electrically isolated...
Passive components in ics
C257S296000, C257S300000, C257S306000
Reexamination Certificate
active
06759728
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention relates, in general, to the field of direct current (“DC”) motor control circuits. More particularly, the present invention relates to an integrated circuit (“IC”) “H” switch, or H-bridge, motor control circuit incorporating a boost capacitor for the low-side metal oxide semiconductor (“MOS”) transistor switching devices in the H-bridge in which the characteristics of the respective capacitors are closely matched to that of the associated switching device.
The DC low voltage fractional horsepower motor is a standard for applications that require bidirectional shaft control such as cassette tape drives, automobile power windows, seats, door locks or windshield wipers, robotic mechanical controls, small industrial machines etc. As such, H-bridge circuits have been developed in lieu of mechanical reversing gears and linkages for reversing the motor supply voltage. In an H-bridge, opposing top and bottom switching devices (bipolar, Darlington or MOS transistors for example) couple the DC motor input leads to a voltage source and circuit ground to control the motor direction by switching the voltage polarity, which, in turn, switches the motor's shaft rotation either clockwise or counter-clockwise.
Bipolar transistors are generally not satisfactory in these applications due to their relatively large base drive requirement and Darlington transistors exhibit a large forward voltage drop across the devices which reduce voltage to the motor. For these reasons, MOS transistors are often utilized in H-bridge applications as disclosed in U.S. Pat. No. 4,454,454 issued Jun. 12, 1984 for “MOSFET “H” Switch for a DC Motor”.
Still other H-bridge circuits have utilized MOS transistors in order to control the current through the load in addition to switching voltage polarity. In this regard, the low-side switching devices function as current generators to force a defined current through the load. However, after each transition, the current generators take a finite time to reach a steady-state condition. In order to reduce this time and speed the overall system operation, an additional charge, through the use of an inverter and associated boost capacitor, may be added to the gate of the low-side switching devices. However, for optimal performance, there must be a good match between the boost capacitors and the input capacitance of the switching transistors. This is especially difficult to achieve in integrated circuit H-bridges due to the inherent variations in processing technology.
SUMMARY OF THE INVENTION
As mentioned previously, in order to provide effective boost, the boost capacitors must be closely matched with the respective input capacitance of the associated switching transistors. In order to effectuate this effective matching despite manufacturing process variations, the present invention may utilize the source structure of the transistors for the formation of the respective boost capacitors. Since the capacitors are basically MOS devices themselves, the gate of the associated transistor forms one terminal of the capacitors while the P-well forms the other terminal. The gate of these capacitors may consist of more poly fingers extending from the respective transistors in order to reproduce the same border effect of these devices.
Particularly disclosed herein is an integrated H-bridge circuit including first and second pairs of high-side and low-side switching devices for selectively coupling an electrical load between first and second voltage supply lines. The circuit comprises a boost capacitor coupled to a switching terminal of each of the low-side switching devices, with the boost capacitor having a capacitance substantially equivalent to an input capacitance of an associated one of the low-side switching devices.
In a particular embodiment, disclosed herein is a boost capacitor for supplying a voltage potential to an associated MOS transistor. The boost capacitor comprises a capacitor body formed in a portion of a semiconductor substrate with the capacitor body being formed of a first impurity type. A plurality of regions are formed in the capacitor body, with the regions being formed of a second, opposite impurity type. An insulating layer overlies the capacitor body between the plurality of regions and a conductive layer overlies the insulating layer. The effective capacitance of the boost capacitor is substantially equal to the conductive layer-to-capacitor body and the conductive layer-to-plurality of regions capacitance and is substantially equal to an input capacitance of the associated MOS transistor.
Further disclosed herein is a method for forming an integrated H-bridge circuit including a boost capacitor and an associated MOS transistor. The method comprises the steps of: providing a semiconductor substrate and forming first and second wells in the substrate overlying first and second buried layers. A plurality of regions are diffused in the first and second wells of an impurity type opposite to that of the first and second wells and an insulating layer is formed overlying the first and second wells between the diffused regions. A conductive layer is also formed overlying the insulating layer. The various structures are formed concurrently of the same materials and are laid out such that the corresponding dimensions of each are substantially identical where possible.
REFERENCES:
patent: 4454454 (1984-06-01), Valentine
patent: 4491746 (1985-01-01), Koike
patent: 4535203 (1985-08-01), Jenkins et al.
patent: 5204561 (1993-04-01), Rischmuller
patent: 5221881 (1993-06-01), Cameron
patent: 5285135 (1994-02-01), Carobolante et al.
patent: 5297024 (1994-03-01), Carobolante
patent: 5302534 (1994-04-01), Monk et al.
patent: 5332954 (1994-07-01), Lankin
patent: 5489870 (1996-02-01), Arakawa
patent: 5566369 (1996-10-01), Carobolante
patent: 5712536 (1998-01-01), Haas et al.
patent: 5737144 (1998-04-01), Ataee et al.
patent: 5757215 (1998-05-01), Schuelke et al.
patent: 5841603 (1998-11-01), Ramalho et al.
patent: 5867334 (1999-02-01), Soichi et al.
patent: 5869988 (1999-02-01), Jusuf et al.
patent: 5973366 (1999-10-01), Tada
patent: 6218895 (2001-04-01), De et al.
Pedrazzini, “IBM's Hard Disk Drive Load/Unload Technology,”Computer Data Storage Newsletter, Jul. 1997, vol. 10(7), Issue No. 114, p. 12.
Carlson David V.
Jorgenson Lisa K.
Lee Eugene
STMicroelectronics Inc.
Thomas Tom
LandOfFree
Boost capacitor layout does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Boost capacitor layout, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Boost capacitor layout will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3238712