Boots – shoes – and leggings
Patent
1986-04-07
1988-12-20
Lall, Parshotam S.
Boots, shoes, and leggings
364488, 364490, H03K 1920
Patent
active
047929090
ABSTRACT:
To reduce the size of binary decision tree-type integrated circuit representations of boolean expressions, any boolean expression or sub-expression which is fully defined by one of its partial expressions is represented by only that one partial expression. If gate branching of the decision tree is a default case which is invoked only when both partial expressions are needed to define an expression or sub-expression. These reduced size expression trees readily map into CMOS cascade logic, thereby producing low power, reasonably compact, integrated circuit representations of boolean expressions.
REFERENCES:
patent: 4306286 (1981-12-01), Cooke et al.
patent: 4433331 (1984-02-01), Kollaritsch
patent: 4541067 (1985-09-01), Whitaker
patent: 4551815 (1985-11-01), Moore et al.
patent: 4566064 (1986-01-01), Whitaker
patent: 4591993 (1986-05-01), Griffin et al.
patent: 4600846 (1986-07-01), Burrows
patent: 4622648 (1986-11-01), Whitaker
Akers, Sheldon, "Binary Decision Diagrams", IEEE Transactions on Computers, vol. C-27, No. 6, Jun. 1978, pp. 509-516.
Bryant, R., "Symbolic Manipulation of Boolean Functions Using a Graphical Representation", Proceedings of the 22nd Design Automation Conf., Jun. 1985, pp. 688-694.
Chen, C. & Otten, R., "Considerations for Implementing CMOS Processors", Proceedings of the IEEE International Conf. on Computer Design, Oct. 1984, pp. 48-53.
Yoffa, E. and Hauge, P., "ACORN: A Local Customization Approach to DCVS Physical Design", Proceedings of the 22nd Design Automation Conf., Jun. 1985, pp. 32-38.
Lall Parshotam S.
Trans V. N.
Xerox Corporation
LandOfFree
Boolean logic layout generator does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Boolean logic layout generator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Boolean logic layout generator will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1913067