Fishing – trapping – and vermin destroying
Patent
1997-01-15
1998-07-14
Dang, Trung
Fishing, trapping, and vermin destroying
437 63, 437 64, 437 67, 148DIG50, H01L 2176
Patent
active
057803110
ABSTRACT:
Warpage in a bonded wafer is limited by maintenance of a stress compensation layer on the backside of the bonded wafer during device fabrication processing. One embodiment applies a sacrificial polysilicon layer over a stress compensation silicon dioxide layer for bonded silicon wafers. The fabrication processing consumes the polysilicon layer but not the stress compensation silicon dioxide.
REFERENCES:
patent: 3966577 (1976-06-01), Hochberg
patent: 5049968 (1991-09-01), Nakagawa et al.
patent: 5071785 (1991-12-01), Nakazato et al.
patent: 5084408 (1992-01-01), Baba et al.
patent: 5113236 (1992-05-01), Arnold
patent: 5183783 (1993-02-01), Ohta, et al.
patent: 5276338 (1994-01-01), Beyer et al.
IEEE Transactions on Electron Devices, vol. 38, No. 7, Jul. 1991, New York U.S. pp. 1650-1654, A. Nakagawa, et al., "Breakdown Voltage Enhancement for Devices on thin Silicon Layer/Silicon Dioxide Film".
International Search Report for corresponding PCT application PCT/US93/05828.
English translation of the KOKAI No. 13 02 740, Japanese Application No. 63-132303 (Furukawa et al.) (TOSHIBA K.K.) Dec. 6, 1989.
Patent Abstract of Japan, vol. 13, No. 38 (E-709), Japanese Application No. 63-237408, (Sumitomo Metal Mining Co., LTD) Jan. 27, 1989.
S. Wolf, "Silicon Processing for the VLSI ERA", vol. 1, pp. 532-534, Jun. 1987.
Beasom James Douglas
McLachlan Craig James
Dang Trung
Harris Corporation
LandOfFree
bonded wafer processing does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with bonded wafer processing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and bonded wafer processing will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1880984