Liquid crystal cells – elements and systems – Particular excitation of liquid crystal – Electrical excitation of liquid crystal
Reexamination Certificate
1998-05-21
2002-11-26
Parker, Kenneth (Department: 2871)
Liquid crystal cells, elements and systems
Particular excitation of liquid crystal
Electrical excitation of liquid crystal
C349S110000, C438S030000, C438S164000, C257S347000
Reexamination Certificate
active
06486929
ABSTRACT:
BACKGROUND OF THE INVENTION
The development of new portable electronic products, such as the laptop computer, is currently of great worldwide interest. Miniaturization of the various component systems (memories, displays, and so forth) for such products requires that the necessary circuits be packed in as small a volume as possible. Packing circuits into a small volume also reduces parasitic capacitance and improves signal propagation time between circuits. One approach to this requirement is to increase the scale of integration in order to obtain all of the required functions from a circuit made from a single wafer. Unfortunately, efforts to create full-wafer circuitry have encountered unacceptable yield losses owing to the large circuit size. In the specific area of active matrix displays, a similar problem results in attempting the scale-up of the display size to and beyond the 256K pixel level.
Active matrix (AM) displays generally consist of flat-panels consisting of liquid crystals or electroluminescent materials which are switched “on” and “off” by electric fields emanating from pixel electrodes charged by thin film transistors (TFT's) co-located with each pixel electrode. These AM displays are expected to supplant cathode ray tube (CRT) technology and provide a more highly defined television picture or data display. The primary advantage of the active matrix approach, using TFT's, is the elimination of cross-talk between pixels, and the excellent grey scale that can be attained with TFT-compatible liquid crystal displays (LCD's).
Flat panel displays employing LCD's include a plurality of different layers: a first polarizing filter layer that is mounted on one side of a circuit panel on which the TFT's are arrayed to form pixels, a counter electrode layer and a filter layer containing at least three primary colors. A volume between the circuit panel and the filter plate is filled with a liquid crystal material. This material rotates the polarization of light passing through it when an appropriate electric field is applied across it. Thus, when a particular pixel electrode of the display is charged up by an associated TFT, the liquid crystal material rotates polarized light being transmitted through the material so that it will pass through the polarizing filter and be seen by the viewer.
The primary approach to TFT formation over the large areas required for flat panel displays has involved the use of films of amorphous silicon which has previously been developed for large-area photovoltaic devices. Although the TFT approach has proven to be feasible, the use of amorphous silicon compromises certain aspects of the panel performance. For example, amorphous silicon TFT's lack the frequency response needed for large area displays due to the low electron mobility inherent in amorphous material. Thus, the use of amorphous silicon limits display speed, and is also unsuitable for the fast logic needed to drive the display.
Owing to the limitations of amorphous silicon, other alternative materials are being considered, such as, polycrystalline silicon, or laser recrystallized silicon. Thin films, less than about 0.4 microns, of these materials are usually formed on glass which generally restricts further circuit processing to low temperatures.
The formation of large active-matrix displays is hampered by the unavailability of large-area single crystal Si (x-Si) material. Thus the conventional approach is to use thin film amorphous (&agr;-Si) or polycrystalline Si (poly-Si) wafers. The required number of thin film transistors (TFT's), combined with the large number of driver circuits and the thin film material defects inherent in &agr;-Si or poly-Si, leads to unacceptable yield and quality problems when the entire display is to be fabricated as a unit.
A need exists, therefore, for a relatively inexpensive way to reliably form hybrid high density electronic circuits, including active matrices, memories, and other devices, in a modular approach that permits small high-quality parts or circuits to be assembled into complete large-area high-quality complex devices.
SUMMARY OF THE INVENTION
The present invention comprises a method, and resulting apparatus, for fabricating AM displays, by using silicon thin film transfer processes to remove areas or tiles of circuits, formed in Si thin films, and transferring, locating and adhering the removed tiles to a common module body. The removal of areas or tiles is hereinafter referred to, generally, as “dicing.” The process of transferring, locating and adhering is generally referred to as “tiling.”
The films may be formed of &agr;-Si, poly-Si, or x-Si depending upon the desired circuit parameters. Elements of one circuit are then interconnected to elements of another circuit by conventional photolithographically patterned thin film metallization techniques. Direct laser writing or erasing may be used for repair or modification of interconnects.
The transfer may be accomplished in either of two ways—single transfer or double transfer. In the single transfer process, the desired Si circuitry is formed on a thin film Si substrate; the Si circuits are diced, i.e., divided into dice or tiles containing one or more circuits; the dice or tiles are then tiled, i.e., sequentially registered onto a common module body and sequentially adhered to the module body. After all the dice or tiles are adhered, all the Si substrates are removed in one process and the circuits interconnected.
In the double transfer process, the circuits are transferred to an intermediary transfer or carrier body and then the substrates are removed. Dicing may occur before or after the first transferral. The thin film circuitry is supported by the transfer body until transfer to the common module body is appropriate. The circuitry is then tiled, i.e., sequentially transferred, registered and adhered to the common module body. If the transfer body is sufficiently thin, the transfer body may be left on the circuitry. If not, it is removed and circuit interconnections made, as required.
In a preferred embodiment, the common module forms an active matrix (AM) LCD panel fabricated in accordance with the invention. The circuit panel for the AMLCD is formed by transferring to a common module substrate or superstrate, multiple x-Si and/or &agr;-Si or poly-Si thin film tiles upon which circuits may have been formed, and wherein each tile is obtained as a unit from one or more wafers. During transfer, the tiles are registered with respect to one another. Circuits are then interconnected as necessary. Registration is accomplished by well-known X-Y micropositioning equipment. Adherence and planarity are achieved using optically transparent adhesives which fill in voids left in forming circuitry. Trimming of substrate edges may be required to obtain precise circuit dimensions needed for proper alignment on the module body.
REFERENCES:
patent: 4575854 (1986-03-01), Martin
patent: 4727047 (1988-02-01), Bozler et al.
patent: 4769680 (1988-09-01), Resor, III et al.
patent: 4774205 (1988-09-01), Choi et al.
patent: 4808983 (1989-02-01), Benjamin et al.
patent: 4837182 (1989-06-01), Bozler et al.
patent: 4838654 (1989-06-01), Hamaguchi et al.
patent: 4846931 (1989-07-01), Gmitter et al.
patent: 4855255 (1989-08-01), Goodhue
patent: 4863877 (1989-09-01), Fan et al.
patent: 4870475 (1989-09-01), Endo et al.
patent: 4883561 (1989-11-01), Gmitter et al.
patent: 4935792 (1990-06-01), Tanaka et al.
patent: 4961629 (1990-10-01), Kato
patent: 4965565 (1990-10-01), Noguchi
patent: 4979002 (1990-12-01), Pankove
patent: 5045895 (1991-09-01), Yoshida et al.
patent: 5073806 (1991-12-01), Idei
patent: 5084905 (1992-01-01), Sasaki et al.
patent: 5117298 (1992-05-01), Hirai
patent: 5164853 (1992-11-01), Shimazaki
patent: 5166816 (1992-11-01), Kaneko et al.
patent: 5184235 (1993-02-01), Sukegawa
patent: 5191453 (1993-03-01), Okumura
patent: 5206749 (1993-04-01), Zavracky et al.
patent: 5233211 (1993-08-01), Hayashi et al.
patent: 5245452 (1993-09-01), Nakamura et al.
patent: 53
Cheong Ngwe
Dingle Brenda D.
Dingle Jason E.
Vu Duy-Phach
Hamilton Brook Smith & Reynolds PC
Kopin Corporation
Parker Kenneth
LandOfFree
Bonded layer semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Bonded layer semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bonded layer semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2946278