Static information storage and retrieval – Floating gate – Particular biasing
Reexamination Certificate
2005-06-21
2005-06-21
Tran, Michael T. (Department: 2827)
Static information storage and retrieval
Floating gate
Particular biasing
C365S185270
Reexamination Certificate
active
06909640
ABSTRACT:
Disclosed is a block select circuit in a flash memory device. The block select circuit comprises a select unit including a flash memory cell that is programmable and erasable by a given voltage condition, for outputting a block select signal depending on address signals and a state of the flash memory cell, a high-voltage pumping unit for outputting a signal to keep a given high voltage according to the block select signal and the clock signal, and a switching unit for applying a given bias to a gate select line, a word line and a source select line of a flash memory cell block according to the output signal of the high-voltage pumping unit. A given voltage is not applied to a fail block by only the operation of programming the flash memory cell of an erase state. Therefore, it is possible to process a fail block even after being packaged.
REFERENCES:
patent: 6597603 (2003-07-01), Lambrache et al.
Hynix / Semiconductor Inc.
Mayer Brown Rowe & Maw LLP
Tran Michael T.
LandOfFree
Block select circuit in a flash memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Block select circuit in a flash memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Block select circuit in a flash memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3493666