Pulse or digital communications – Bandwidth reduction or expansion – Television or motion video signal
Reexamination Certificate
2007-05-22
2007-05-22
Rao, Andy (Department: 2621)
Pulse or digital communications
Bandwidth reduction or expansion
Television or motion video signal
C375S240270
Reexamination Certificate
active
10815669
ABSTRACT:
An apparatus and method are provided for compensating a block error in an image frame. This may include a video codec decoder for decoding an inputted image frame, and outputting a decoded image frame. An error concealment block may detect an error-generated block in the decoded image frame and compensate the detected error block through a median filter, and output the compensated image frame.
REFERENCES:
patent: 5212549 (1993-05-01), Ng et al.
patent: 5400076 (1995-03-01), Iwamura
patent: 5410553 (1995-04-01), Choon
patent: 5442400 (1995-08-01), Sun et al.
patent: 5621467 (1997-04-01), Chien et al.
patent: 5737022 (1998-04-01), Yamaguchi et al.
patent: 5841477 (1998-11-01), Kim
patent: 5933542 (1999-08-01), Chang et al.
patent: 6078616 (2000-06-01), Ozcelik et al.
patent: 6134352 (2000-10-01), Radha et al.
patent: 6137915 (2000-10-01), Chai
patent: 7003174 (2006-02-01), Kryukov et al.
patent: 2001/0005399 (2001-06-01), Kimoto
patent: 1126725 (2001-08-01), None
patent: 2001-078198 (2001-03-01), None
patent: 2001-186521 (2001-07-01), None
patent: 2002-027475 (2002-01-01), None
patent: 2003-032686 (2003-01-01), None
patent: 1998-015341 (1998-05-01), None
patent: WO03/007495 (2003-01-01), None
“Error Concealment in MPEG Video Streams Over ATM Networks”, by Paul Salama, et al., IEEE Journal on selected areas in communications, vol. 18, No. 6, Jun. 2000.
“Real-Time Error Concealment In Digital Video Streams Using Digital Signal Processors”, Eduardo Asbun, et al., XP-001200521, IEEE Transactions on Consumer Electronics, vol. 47, No. 4, Nov. 2001.
European Search Report Dated Oct. 7, 2005.
Chinese Office Action Dated Aug. 19, 2005.
“Real-Time Error Concealment in Digital Video Streams Using Digital Signal Processors”, Eduardo Asbun, et al., IEEE Transactions on Consumer Electronics, vol. 47, No. 4, Nov. 2001.
Japanese Office Action dated Apr. 4, 2006.
Ked & Associates LLP
Rao Andy
LandOfFree
Block error compensating apparatus of image frame and method... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Block error compensating apparatus of image frame and method..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Block error compensating apparatus of image frame and method... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3822466