Static information storage and retrieval – Floating gate – Particular biasing
Patent
1993-05-07
1994-08-16
Nguyen, Viet Q.
Static information storage and retrieval
Floating gate
Particular biasing
36523003, 3652385, 365218, 365900, G11C 1134, G11C 700, G11C 800
Patent
active
053392795
ABSTRACT:
A block erasable flash EEPROM (22) having a single array (68) which can be partitioned into one or more blocks (50-57). The same column decode/block select circuitry (66) is used to provide both column select signals (71) and block select signals (73). The number of blocks (50-57) and the size of each block (50-57) can be determined by the manufacturer during the manufacturing process. Each block (50-57) has a corresponding charge pump (80-87). Each charge pump (80-87) is capable of erasing a single block within the array (68). Each charge pump (80-87) has a variable capacitor (90-97). Each of the variable capacitors (90-97) can be sized according to the size of its corresponding block (50-57).
REFERENCES:
patent: 4408306 (1983-10-01), Kuo
patent: 4412309 (1983-10-01), Kuo et al.
patent: 5065364 (1991-11-01), Atwood et al.
patent: 5095461 (1992-03-01), Miyakawa et al.
patent: 5109361 (1992-04-01), Yim et al.
patent: 5126808 (1992-06-01), Montalvo et al.
patent: 5130769 (1992-07-01), Kuo et al.
patent: 5185718 (1993-02-01), Rinerson et al.
patent: 5191556 (1993-03-01), Radjy
patent: 5199001 (1993-03-01), Tzeng et al.
patent: 5249158 (1993-09-01), Kynett et al.
patent: 5270980 (1993-12-01), Pathak et al.
Jinbo, Toshikatsu, et al. "A 5V-Only 16 Mb Flash Memory with Sector-Erase Mode," IEEE 1992, pp. 154-155; 271.
Momodomi, Masaki, et al., "A 4-Mb Nand EEPROM with Tight Programmed Vt Distribution," IEEE Journal of Solid-State Circuits, vol. 26, No. 4, Apr. 1991, pp. 492-496.
Kume, Hitoshi, et al., "A 3.42 um 2 Flash Memory Cell Technology Conformable to a Sector Erase," 1991 Symposium on VLSI Technology, May 28-30, 1991, pp. xi; 77-78.
Onoda, H., et al., "A Novel Cell Structure Suitable for a 3 Volt Operation, Sector Erase Flash Memory," IEEE 1992, pp. 24.3.1-24.3.4.
Yamada, Seiji, et al., "A Self-Convergence Erasing Scheme for a Simple Stacked Gate Flash EEPROM," IEEE 1991, pp. 11.4.1-11.4.4.
Kynett, Virgil N., et al., "An In-System Reprogrammable 32KX8 CMOS Flash Memory," IEEE Journal of Solid-State Circuits, vol. 23, No. 5, Oct. 1988, pp. 1157-1163.
Toshiba America Electronic Components, Inc., Non-Volatile Memory Databook (including part number TC58F100P/F), 1991, pp. 392-429.
Bilal, Nasir, "Nikkei Microdevices," Device: 1M Flash AM29F010 (AMD), Jun. 1992, pp. 72-73.
Motorola, Inc., "Technical Summary 32-Bit Microcontroller," 1992, pp. 1; 100-109.
Toshiba America Electronic Components, Inc., Non-Volatile Memory Databook (including part number TC58F1000/F/J), 1990, pp. cover; G-14 through G-49.
Harwood Ann E.
Inoue Yoshiko K.
Kuo Clinton C. K.
Toms Thomas R.
Hill Susan C.
Motorola Inc.
Nguyen Viet Q.
LandOfFree
Block erasable flash EEPROM apparatus and method thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Block erasable flash EEPROM apparatus and method thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Block erasable flash EEPROM apparatus and method thereof will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-958238