Static information storage and retrieval – Addressing
Patent
1998-03-30
2000-02-01
Fears, Terrell W.
Static information storage and retrieval
Addressing
36518901, 36518533, 365218, G11C 1300
Patent
active
060210834
DESCRIPTION:
BRIEF SUMMARY
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to wordline drivers used in memory arrays which are capable of driving both positive and negative voltages on the wordlines; and more particularly to floating gate memory devices which apply a negative voltage to wordlines during an erase mode, and a positive voltage to individual wordlines during a read mode and a program mode.
2. Description of Related Art
In nonvolatile semiconductor memory devices based on floating gate memory cells, such as those known as flash EEPROM, positive and negative voltages are used to read and write data into the nonvolatile memory array. The writing of data into the nonvolatile memory array for floating gate devices involves processes known as the program and erase modes. The erase mode involves setting an entire array, or at least a sector of an array, to a single state, in which either all of the cells in the array (or sector) have a low threshold or all of the cells in the array (or sector) have a high threshold. Whether the erased state is a high threshold state, in which the floating gate of the cell is charged or a low threshold state in which the floating gate is discharged, depends on the particular implementation of the flash memory. The programming mode involves charging or discharging the floating gate of individually addressed cells in the array to establish the opposite threshold level with respect to the erased state.
It is well known that in order to discharge the floating gate, it is advantageous to apply a negative voltage to the wordline for the cell to be discharged. This assists in driving electrons out of the floating gate into the source, drain or channel regions of the cell, which are typically biased to a positive level to attract the electrons. However, circuitry for applying a negative voltage to a wordline presents some difficulties.
Wordline drivers must be capable of driving a positive voltage during a normal read mode for the device to selected wordlines in response to decoded addresses. It has proved difficult in the prior art to provide a wordline driver with the simple circuitry that can also apply a negative voltage to selected the wordlines. Prior systems for applying negative voltages to the wordlines have overridden the decoding function which drives the wordline driver, making it impossible to selectively apply negative voltages to individual wordlines. See, for instance, European Patent Application No. 92112727.0 entitled NONVOLATILE SEMI-CONDUCTOR MEMORY DEVICE HAVING ROW DECODER, invented by Atsumi, et al. (Publication No. 0 525 678 A2); and European Patent Application No. 92830115.9, entitled DECODER CIRCUIT CAPABLE OF TRANSFERRING POSITIVE AND NEGATIVE VOLTAGES, invented by Gastaldi (Publication No. 0 559 995 A1). In both of these European patent applications, a wordline driver is disclosed which provides a positive voltage to selected wordlines for normal read mode operations, but overrides the selecting function of the decoder during an erasing mode to apply a negative voltage to all wordlines. Because the decoding function is overridden, negative wordline voltages are applied to circuitry for all cells, even during a sector erase. This results in disturbance of cells that are not being erased.
In alternative systems, separate drivers, one for positive voltage and one for negative voltage, at opposite ends of the wordline and each coupled to the decoding circuit have been used. For instance, Arakawa, U.S. Pat. No. 5,136,541, entitled PROGRAMMABLE READ ONLY MEMORY USING STACKED-GATE CELL ERASABLE BY HOLE INJECTION, and Arakawa, U.S. Pat. No. 5,253,200 entitled ELECTRICALLY ERASABLE AND PROGRAMMABLE READ ONLY MEMORY USING STACKED-GATE CELL, describe a system for driving a wordline with a positive and negative voltage based on the use of separate drivers. (See, for instance, FIG. 3 of Arakawa's U.S. Pat. No. 5,136,541).
U.S. Pat. No. 5,331,480 entitled METHOD AND APPARATUS FOR EPROM NEGATIVE VOLTAGE WORDLINE DECODING, invented by Schreck, describes
REFERENCES:
patent: 4761764 (1988-08-01), Watanabe
patent: 4823318 (1989-04-01), D'Arrigo et al.
patent: 4875188 (1989-10-01), Jungroth
patent: 4888734 (1989-12-01), Lee et al.
patent: 4888735 (1989-12-01), Lee et al.
patent: 5050125 (1991-09-01), Momodomi et al.
patent: 5065364 (1991-11-01), Atwood et al.
patent: 5077691 (1991-12-01), Haddad et al.
patent: 5091888 (1992-02-01), Akaogi
patent: 5095461 (1992-03-01), Miyakawa et al.
patent: 5117394 (1992-05-01), Amin et al.
patent: 5136541 (1992-08-01), Arakawa
patent: 5142496 (1992-08-01), Van Buskirk
patent: 5163021 (1992-11-01), Mehrotra et al.
patent: 5197034 (1993-03-01), Fandrich et al.
patent: 5212663 (1993-05-01), Leong
patent: 5222040 (1993-06-01), Challa
patent: 5235544 (1993-08-01), Caywood
patent: 5253200 (1993-10-01), Arakawa
patent: 5253202 (1993-10-01), Bronner et al.
patent: 5257238 (1993-10-01), Lee et al.
patent: 5282170 (1994-01-01), Van Buskirk et al.
patent: 5287536 (1994-02-01), Schreck et al.
patent: 5291446 (1994-03-01), Van Buskirk et al.
patent: 5297096 (1994-03-01), Terada et al.
patent: 5297148 (1994-03-01), Harari et al.
patent: 5311480 (1994-05-01), Schreck
patent: 5319604 (1994-06-01), Imondi et al.
patent: 5321653 (1994-06-01), Suh et al.
patent: 5329168 (1994-07-01), Sugibayashi et al.
patent: 5371705 (1994-12-01), Nakayama et al.
patent: 5399891 (1995-03-01), Yiu et al.
patent: 5412238 (1995-05-01), Chang
patent: 5414664 (1995-05-01), Lin et al.
patent: 5463586 (1995-10-01), Chao et al.
patent: 5513147 (1996-04-01), Prickett, Jr.
patent: 5521867 (1996-05-01), Chen et al.
patent: 5528546 (1996-06-01), Chao et al.
patent: 5532960 (1996-07-01), Lin et al.
patent: 5546340 (1996-08-01), Hu et al.
patent: 5553295 (1996-09-01), Pantelakis et al.
patent: 5563827 (1996-10-01), Lee et al.
patent: 5581509 (1996-12-01), Golla et al.
patent: 5587947 (1996-12-01), Chang et al.
Venkatesh, B., et al., "A 55ns 0.35.mu.m 5v-only 16M Flash Memory with Deep-Power-Down", IEEE International Solid-State Circuits Conference, ISSCC96/Session 2/Flash Memory/Paper TP 2.7, pp. 44-45, (1996).
Lin Yu-Shen
Shiau Tzeng-Huei
Wan Ray-Lin
Fears Terrell W.
Haynes Mark A.
Macronix International Co. Ltd.
LandOfFree
Block decoded wordline driver with positive and negative voltage does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Block decoded wordline driver with positive and negative voltage, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Block decoded wordline driver with positive and negative voltage will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-943116