Block boundary detection for a wireless communication system

Details Block boundary detection for a wireless communication system Block boundary detection for a wireless communication system

2011-06-21

2011-06-21

Flores, Leon (Department: 2611)

Pulse or digital communications

Receivers

Particular pulse demodulator or detector

C375S260000, C375S340000, C375S354000, C370S203000, C370S204000, C370S206000, C370S208000, C370S210000, C327S141000, C455S502000

Reexamination Certificate

active

07965799

ABSTRACT:
Method and apparatus for block boundary detection is described. A signal is received. The signal is quantized to provide a quantized signal to at least one correlator, the quantized signal being a sequence of samples. The sequence of samples and a reference template including totaling partial results from the at least one correlator are cross-correlated to provide a result, the result being a symbol timing synchronization responsive to the cross-correlation also known as block boundary detection. The cross-correlation is provided in part by combining by exclusive-ORing a regression vector obtained from the sequence of samples and a coefficient term vector obtained from the reference template.

REFERENCES:
patent: 5914616 (1999-06-01), Young et al.
patent: 6385259 (2002-05-01), Sung et al.
patent: 7286617 (2007-10-01), Vanderperren et al.
patent: 7406102 (2008-07-01), Boesel et al.
patent: 7415080 (2008-08-01), Echavarri et al.
patent: 7539241 (2009-05-01), Dick
patent: 2004/0052319 (2004-03-01), Wakamatsu
patent: 2004/0071104 (2004-04-01), Boesel et al.
patent: 2005/0013383 (2005-01-01), Sudo et al.
patent: 2005/0152317 (2005-07-01), Awater et al.
patent: 2000-278178 (2000-10-01), None
Xilinx, Inc., “The Programmable Logic Data Book 2000,”Jan. 28, 2000, pp. 3-75 to 3-96, available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124.
Xilinx, Inc., “Virtex-II Pro Platform FPGA Handbook,” Oct. 2002, pp. 19 to 71, available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124.
Xilinx, Inc., “Virtex-II Platform FPGA Handbook,” Dec. 2000, pp. 33-75, available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124.
Chris Dick et al., “FPGA implementation of an OFDM PHY”, Signals, Systems and Computers, 2003, Conference Record of the Thirty-Seventh Asilomar Conference, Nov. 9-12, 2003, pp. 905-909 vol. 1, available from Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124.
U.S. Appl. No. 10/972,121, filed Oct. 22, 2004, Christopher H. Dick, entitled ,“A Packet Detector for a Communication System”, Xilinx, Inc. 2100 Logic Drive, San Jose, CA.
Heiskala ,J. and Terry, J., OFDM Wireless Lans: A Theoretical and Practical Guide, Sam Publishing, 2002, Chapter 1, Background and WLAN Overview, p. 1-46.
Schmidl, T.M. and Cox, D.C., “ow —Overhead, Low Complexity [Burst] synchronization of OFDM,” IEEE International Conference on Communications, vol. 3, pp. 1301-1306, 1996.
Hu,Ye Hen, “Cordic-Based VLSI Architectures for Digital Signal Processing”, IEEE Signal Processing Magazine , pp. 16-35, Jul. 1992.
Xilinx, Inc. Systems Generator for DSP, http//www.xilinx.com/ise/optional—prod/systems—generator.htm website dated Dec. 18, 2008, 1 page.
The Mathworks, Inc. Using Simulink, 2002, http://www.mathworks.com/products/simulink/ website dated Dec. 18, 2008, 2 pages.

Affiliated with

Also associated with

Rating

Block boundary detection for a wireless communication system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Block boundary detection for a wireless communication system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Block boundary detection for a wireless communication system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2727790