Block access system using cache memory

Details Block access system using cache memory Block access system using cache memory

1988-03-03

1989-08-01

Eng, David Y.

Boots, shoes, and leggings

G06F 1300

Patent

active

048538485

ABSTRACT:
A block access system using a cache memory comprises a first control circuit for producing a block access request for requesting read-out of all data included in a block of a predetermined size in response to an access request from an operation unit and inputting the data read out from a main memory unit into a cache memory, and a second control circuit for reading out data from the main memory unit and sending back to the first control circuit a response signal which indicates any one of execution and cancellation of the requested block access in response to the block access request from the first control means. Memory addresses necessary for reading out all the data in one block are produced by the first control circuit when the block access request is cancelled. Alternatively, memory addresses are supplied by the second control circuit when the block access request is executed.

REFERENCES:
patent: 4156906 (1979-05-01), Ryan
patent: 4217640 (1980-08-01), Porter
patent: 4325120 (1982-04-01), Colley
patent: 4445176 (1984-04-01), Burk
patent: 4455602 (1984-06-01), Baxter
patent: 4493027 (1985-01-01), Katz
patent: 4525780 (1985-06-01), Bratt

Affiliated with

Also associated with

Rating

Block access system using cache memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Block access system using cache memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Block access system using cache memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-136368