Bitline transistor architecture for flash memory

Static information storage and retrieval – Floating gate – Particular connection

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C257S401000, C365S051000, C365S063000

Reexamination Certificate

active

11339092

ABSTRACT:
A memory array includes a buried diffusion region, a first source line that supplies electrical power to the buried diffusion region, a second source line that supplies electrical power to the buried diffusion region, a first bitline transistor having a first channel width and a second bitline transistor having a second channel width. The first bitline transistor is proximate to the first source line and is electrically coupled to a first memory cell. The first bitline transistor is disposed between the first and second source lines. The second bitline transistor is proximate to the first bitline transistor and is electrically coupled to a second memory cell. The second bitline transistor is disposed between the first and second source lines and is farther from the first source line than the first bitline transistor. The second channel width is greater than the first channel width.

REFERENCES:
patent: 4647956 (1987-03-01), Shrivastava et al.
patent: 4977304 (1990-12-01), Ino et al.
patent: 6166954 (2000-12-01), Chern
patent: 6172554 (2001-01-01), Young et al.
patent: 6225852 (2001-05-01), Cleveland et al.
patent: 6411146 (2002-06-01), Kuo
patent: 6442099 (2002-08-01), Kant et al.
patent: 6760248 (2004-07-01), Stahl
patent: 6800908 (2004-10-01), Schuelein
patent: 6914287 (2005-07-01), Tran
patent: 7183193 (2007-02-01), Husher
patent: 2006/0017181 (2006-01-01), Anezaki et al.
patent: 2007/0081383 (2007-04-01), Yang et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Bitline transistor architecture for flash memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Bitline transistor architecture for flash memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bitline transistor architecture for flash memory will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3951648

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.