Bit width controlling method

Details Bit width controlling method Bit width controlling method

1997-10-03

1999-08-24

Malzahn, David H.

Electrical computers: arithmetic processing and calculating

Electrical digital calculating computer

Particular function performed

708524, G06F 738

Patent

active

059419415

ABSTRACT:
In the case that the bit width of a high-speed internal calculation of CPU or DSP is restricted and the high-speed internal calculation is performed as a fixed-point calculation, and the bit width of the input data of CPU or DSP is different from the bit width of the high-speed internal calculation, the input digital signal is truncated prior to the internal calculation. After the high-speed internal calculation has completed (at step S2-3), the result of the high-speed internal calculation is shifted in the direction reverse to that of the truncation by a predetermined bit width (at step S2-4). Thus, the gain of the output signal of the CPU or DSP is prevented from decreasing while performing the high-speed internal calculation.

REFERENCES:
patent: 4947366 (1990-08-01), Johnson
patent: 5548766 (1996-08-01), Kaneko et al.
patent: 5802399 (1998-09-01), Yumoto et al.

Affiliated with

Also associated with

Rating

Bit width controlling method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Bit width controlling method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bit width controlling method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-462256