Pulse or digital communications – Synchronizers
Reexamination Certificate
2006-03-21
2006-03-21
Corrielus, Jean B. (Department: 2637)
Pulse or digital communications
Synchronizers
C327S141000
Reexamination Certificate
active
07016441
ABSTRACT:
An object of the invention is to provide a bit synchronizing circuit of high quality comprising a bit synchronizing circuit used in a reception circuit for serial communication having a polyphase clock generation circuit for generating a plurality of clocks which are out of phase with each other by a substantially regular interval, based on an input clock and a detection circuit for detecting which clock has a phase shift of an integral multiple of a clock cycle among the clocks generated by the polyphase clock generation circuit with respect to the input clock.
REFERENCES:
patent: 5237290 (1993-08-01), Banu et al.
patent: 5657318 (1997-08-01), Ohmori et al.
patent: 5887040 (1999-03-01), Jung et al.
patent: 6044122 (2000-03-01), Ellersick et al.
patent: 6373911 (2002-04-01), Tajima et al.
patent: 6373913 (2002-04-01), Lee
patent: 6-53950 (1994-02-01), None
patent: 7-193562 (1995-07-01), None
patent: 9-36849 (1997-02-01), None
patent: 9-181713 (1997-07-01), None
patent: 10-247903 (1998-09-01), None
“Phase-Locked Loops-Design, Simulation, and Applications”, Roland E. Best,The Classical Digital PLL(DPLL), pp. 156-163, 1997.
“A CMOS Serial Link for Fully Duplexed Data Communication”, Kyeongho Lee et al.,IEEE Journal of Solid-State Ciruits, vol. 30, No. 4, pp. 353-364, Apr. 1995.
Birch & Stewart Kolasch & Birch, LLP
Corrielus Jean B.
LandOfFree
Bit synchronizing circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Bit synchronizing circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bit synchronizing circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3587090