Bit-symbol recognition method and structure for multiple-bit...

Details Bit-symbol recognition method and structure for multiple-bit... Bit-symbol recognition method and structure for multiple-bit...

2008-04-30

2009-10-20

Ho, Hoai V (Department: 2827)

Static information storage and retrieval

Floating gate

Multiple values

C365S185180, C365S185190, C365S185280

Reexamination Certificate

active

07606069

ABSTRACT:
Storage of information represented by a multi-bit word in a single non-volatile memory cell is made possible by programming the threshold voltage of the non-volatile memory to a specific threshold level corresponding to the multi-bit word. Stored or generated multi-bit words are scanned and converted into a gate voltage to be applied to the non-volatile memory cell until the electrical response from the non-volatile memory cell indicates that the voltage generated from the specific multi-bit word which has been applied to the gate matches the information stored in the non-volatile memory cell. The matched multi-bit word is read out of storage and represents the stored bits in the single non-volatile memory cell.

REFERENCES:
patent: 7400527 (2008-07-01), Wang

Affiliated with

Also associated with

Rating

Bit-symbol recognition method and structure for multiple-bit... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Bit-symbol recognition method and structure for multiple-bit..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bit-symbol recognition method and structure for multiple-bit... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4139662