Pulse or digital communications – Receivers – Particular pulse demodulator or detector
Reexamination Certificate
2008-01-08
2008-01-08
Payne, David C. (Department: 2611)
Pulse or digital communications
Receivers
Particular pulse demodulator or detector
C342S151000, C355S117000, C370S395620, C379S340000, C379S398000, C398S155000, C708S323000
Reexamination Certificate
active
07317769
ABSTRACT:
A high-speed bit stream interface module interfaces a high-speed communication media to a communication Application Specific Integrated Circuit (ASIC) via a Printed Circuit Board (PCB). The high-speed bit stream interface includes a line side interface, a board side interface, and a signal conditioning circuit. The signal conditioning circuit services each of an RX path and a TX path and includes a limiting amplifier and a clock and data recovery circuit. The signal conditioning circuit may also include an equalizer and/or an output pre-emphasis circuit. The limiting amplifier applies respective gains to the RX path and to the TX path that are based upon respective dynamic ranges of the incoming signals.
REFERENCES:
patent: 4181817 (1980-01-01), Gallo
patent: 5056118 (1991-10-01), Sun
patent: 5524109 (1996-06-01), Smith et al.
patent: 5552942 (1996-09-01), Ziperovich et al.
patent: 5805089 (1998-09-01), Fiedler et al.
patent: 5821816 (1998-10-01), Patterson
patent: 5922141 (1999-07-01), Darsey
patent: 6050940 (2000-04-01), Braun et al.
patent: 6073050 (2000-06-01), Griffith
patent: 6185203 (2001-02-01), Berman
patent: 6259745 (2001-07-01), Chan
patent: 6313459 (2001-11-01), Hoffe et al.
patent: 6317439 (2001-11-01), Cardona et al.
patent: 6377076 (2002-04-01), Gauthier
patent: 2001/0033614 (2001-10-01), Hudson
patent: 2002/0049862 (2002-04-01), Gladney et al.
patent: 0928088 (1999-07-01), None
patent: WO 0232005 (2002-04-01), None
Chen, W Y: “A Direct Equalization Method” 1997 IEEE International Conference on Acoustics, Speech, and Signal Processing. Speech Processing, Digital Signal Processing. Munich. vol. 3, Apr. 21-24, 1997, pp. 2505-2508. XP000735068 IEEE, New York, NY, USA ISBN: 0-8186-7920-4, Abstract. p. 2507, left-hand column. line 18-right-hand column, line 21, Figures 6.
Ghiasi Ali
Tonietto Davide
Broadcom Corporation
Dsouza Adolf
Garlick Bruce E.
Garlick & Harrison & Markison
Payne David C.
LandOfFree
Bit stream conditioning circuit having adjustable input... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Bit stream conditioning circuit having adjustable input..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bit stream conditioning circuit having adjustable input... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2806313