Electrical computers and digital processing systems: processing – Processing architecture – Microprocessor or multichip or multimodule processor having...
Patent
1998-03-23
2000-02-29
Ellis, Richard L.
Electrical computers and digital processing systems: processing
Processing architecture
Microprocessor or multichip or multimodule processor having...
712200, G06F 900
Patent
active
060322462
ABSTRACT:
An object is to compatibly improve processing speed and storage capacity of semiconductor memory that the operation portion can use. Each of units (10a, 10b) each having an operation portion (11) and a memory portion (12) is formed of a single semiconductor chip. A data signal is separately stored in the two memory portions (12) in a bit-sliced form and each of the two operation portions (11) can use the 32-bit-wide data signal stored in the entirety of the two memory portions (12) through interconnections (22, 23). That is to say, each operation portion (11) can use a storage capacity twice larger than the capacity that can be ensured in a single semiconductor chip. Provided as interconnections for coupling the semiconductor chips are only the interconnections (22, 23) for transferring data signals from the two memory portions to the two operation portions (11). Hence, the bit width of the interconnections (22, 23) can be increased to increase the transmission speed of the data signals and to increase the processing speed of the device.
REFERENCES:
patent: 4393468 (1983-07-01), New
patent: 4418383 (1983-11-01), Doyle et al.
patent: 4760517 (1988-07-01), Miller et al.
patent: 5832294 (1998-11-01), Reinschmidt
patent: 5903772 (1999-05-01), White et al.
patent: 5911082 (1999-06-01), Monroe et al.
patent: 5918065 (1999-06-01), Ando
patent: 5931941 (1999-08-01), Worrell
IBM, Signal Processor Hardware Architecture for Optimum Instruction Efficiency, IBM Technical Disclosure Bulletin, vol. 31, No. 12, pp. 390-391, May 1989.
IBM, Bit Slice Array Macro Concepts for Embedded Arrays, IBM Technical Disclosure, Bulletin, vol. 30, No. 3, pp. 1164-1165, Aug. 1987.
Kotani, Seigo et al., A Subnanosecond Clock Josephson 4-bit Processor, IEEE Journal of Solid-State Circuits, vol. 25, No. 1, pp. 117-124, Feb. 1990.
Gauthier, Robert V. et al., A 150-MOPS GaAs 8-bit Slice Processor, IEEE Journal of Solid-State Circuits, vol. 23, No. 5, pp. 1195-1201, Oct., 1988 .
Ellis Richard L.
Mitsubishi Denki & Kabushiki Kaisha
LandOfFree
Bit-slice processing unit having M CPU's reading an N-bit width does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Bit-slice processing unit having M CPU's reading an N-bit width , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bit-slice processing unit having M CPU's reading an N-bit width will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-693031