Bit-slice adder circuit

Boots – shoes – and leggings

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

G05F 750

Patent

active

046047239

ABSTRACT:
A bit-slice adder circuit for adding a plurality of input numbers in binary form. A tally circuit receives all of the bits from a bit position of all of the numbers and identifies the number of "ones" in that bit position. This information is coupled as address signals to a memory, which also receives, as address signals, carry signals. Each storage location at each address in the memory stores the sum of the carry portion of the location's address and the "ones" portion of the address signals from the tally circuit. The least significant bit of the addressed storage location is coupled to a shift register, and the remaining bits comprise the carry signals that are coupled to the memory's address input for the next signal from the tally circuit. After all of the bit positions in the input numbers have been coupled through the tally circuit, the sum is generated which comprises the last carry signal concatenated with the bits stored in the shift register.

REFERENCES:
patent: 3749899 (1973-07-01), Kohoutek
patent: 4021652 (1977-05-01), Munter
patent: 4106105 (1978-08-01), Pross, Jr.
patent: 4357674 (1982-11-01), Ikeda et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Bit-slice adder circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Bit-slice adder circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bit-slice adder circuit will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-972594

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.