Bit serial Viterbi decoder add/compare/select array

Details Bit serial Viterbi decoder add/compare/select array Bit serial Viterbi decoder add/compare/select array

1990-03-26

1991-06-25

Safourek, Benedict V.

Pulse or digital communications

Repeaters

Testing

371 43, G06F 1100

Patent

active

050273744

ABSTRACT:
A circuit array comprises a plurality of add/carry/select (ACS) circuits which operate in parallel to perform an operation required to implement convolutional coding for error correction in digital communications system. The ACS circuits are commonly used in Viterbi decoders. Each ACS circuit of the array operates in serial form with single bit-wide adders which function to implement addition of branch metrics, comparison of accumulated metrics, selection of the smallest accumulated metric for each state in a state machine and maintaining a path history to each state. As a result, interconnect between the ACS circuits is minimized.

REFERENCES:
patent: 4500994 (1985-02-01), McCallister et al.
patent: 4606027 (1986-08-01), Otani
patent: 4763328 (1988-08-01), Shimoda et al.
patent: 4860310 (1989-08-01), Lamnabhi et al.
patent: 4905317 (1990-02-01), Suzuki et al.
patent: 4979175 (1990-12-01), Porter
"Parallel Viterbi Algorithm Implementation: Breaking the ACS-Bottleneck", Fettweis et al. IEEE Transactions on Communications, pp. 785-789, vol. 37, No. 8, Aug. 1989.
"VLSI Structures for Viterbi Receivers: Part 1-General Theory and Applications", Gulak et al. IEEE Journal On Selected Areas in Communications, pp. 142-154, vol. SAC-4, No. 1, Jan. 19.
"VLSI Structures for Viterbi Receivers: Part II-Encoded MSK Modulation", Gulak et al. IEEE Journal On Selected Areas in Communications, pp. 155-159, vol. SAC-4, No. 1, Jan. 1986.
"Locally Connected VLSI Architectures for the Viterbi Algorithm", Gulak et al. IEEE Journal on Selected Areas in Communications, pp. 527-537, vol. 6, No. 3, Apr. 1988.
"Implementation of a Viterbi Processor for a Digital Communications System with a Time-Dispersive Channel", Frenette et al., IEEE Journal on Selected Areas in Communications, pp. 160-167, vol. SAC-4, No. 1, Jan. 1986.
"Algorithms and Architectures for Concurrent Viterbi Decoding", Lin et al., IEEE International Conference on Communications, pp. 836-840, Jun. 1989.
"In-Place Updating of Path Metrics in Viterbi Decoders", Biver et al., IEEE Journal of Solid-State Circuits, pp. 1158-1160, vol. 24, No. 4, Aug. 1989.

Affiliated with

Also associated with

Rating

Bit serial Viterbi decoder add/compare/select array does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Bit serial Viterbi decoder add/compare/select array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bit serial Viterbi decoder add/compare/select array will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1046385