Bit serial floating point parallel processing system and method

Details Bit serial floating point parallel processing system and method Bit serial floating point parallel processing system and method

1992-09-25

1993-12-07

Mai, Tan V.

Boots, shoes, and leggings

364736, G06F 738

Patent

active

052688569

ABSTRACT:
A system and method for floating point computations involving matrices or vectors includes a plurality of identical processing units connected to a linear chain with direct data communication links between adjacent processing units. Each such processor is also connected to its own private memory. A sequence of instructions is sent by a controller to all floating point processing units and their associated memories whereby all processing units in the chain receive the same instruction and all memories receive the same address at any given cycle in the instruction sequence. Each processing unit internally handles floating point operations such as normalization, sign changes, and multiplication in a bit serial manner.

REFERENCES:
patent: 4546428 (1985-10-01), Morton
patent: 4612626 (1986-09-01), Beauchamp et al.
patent: 4763294 (1988-08-01), Fong
patent: 4780842 (1988-10-01), Morton et al.
patent: 4858163 (1989-08-01), Boreland
patent: 4866651 (1989-09-01), Bleher et al.
patent: 4872133 (1989-10-01), Leeland
Parallel-Processing Concepts Finally Come Together In Real Systems, Computer Design, Jun. 1, 1987.

Affiliated with

Also associated with

Rating

Bit serial floating point parallel processing system and method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Bit serial floating point parallel processing system and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bit serial floating point parallel processing system and method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2020500