Bit ordering for packetised serial data transmission on an...

Multiplex communications – Pathfinding or routing – Switching a message which includes an address header

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C370S463000, C370S535000, C709S203000

Reexamination Certificate

active

08045573

ABSTRACT:
An on-chip integrated circuit interconnect16uses a serialization technique to divide a transaction to be transmitted into a sequence of transmission packets which are serially transmitted over a narrower connection. The order in which bits of the transaction are allocated to transmission packets is selected such that higher priority bits required by a receiving slave device in order that it can commence processing the transaction are sent first. This reduces the latency of the system.

REFERENCES:
patent: 6570891 (2003-05-01), Arimilli
patent: 7693188 (2010-04-01), Robinett et al.
patent: WO 2004/034176 (2004-04-01), None
patent: WO 2006/048826 (2006-05-01), None
International Search Report for PCT/GB2006/003068, mailed Dec. 22, 2006.
Written Opinion of the International Searching Authority for PCT/GB2006/003068, mailed Dec. 22, 2006.
ARM, “AMBA AXI Protocol V1.0 Specification”, Internet Citation, [Online], (2003), 108 pages.
Franklin, W. Randolph, “Evaluation of Algorithms to Display Vector Plots on Raster Devices”, Computer Graphics and Image Processing, vol. 11, (1979), pp. 377-397.
Abel, David J., “Bit-Interleaved Keys as the Basis for Spatial Access in a Front-End Spatial Database Management System”, The British Library—“The World's Knowledge”, Part 5, pp. 163-177, 1986.
Hutflesz, Andreas et al., “Globally Order Preserving Multidimensional Linear Hashing”, IEEE, (1988), pp. 572-579.
Mark, David M., “Neighbor-Based Properties of Some Orderings of Two-Dimensional Space”, Geographical Analysis, vol. 22, No. 2, (Apr. 1990), pp. 145-157.
Burton, F. Warren et al., “Real-Time Raster to Quadtree and Quadtree to Raster Conversion Algorithms with Modest Storage Requirements”, Angtewandte Informatik Apr. 1986, pp. 170-174.
Peuquet, Donna J., “An Examination of Techniques for Reformatting Digital Cartographic Data/Part 2: The Vector-to-Raster Process”, Cartographica, vol. 18, No. 3, (1981), pp. 21-33.
Heckbert, Paul S. et al., “Computer Graphics and Applications”, IEEE, vol. 6, Part II, (Nov. 1986), pp. 56-67.
Goodchild, Michael F. et al., “Optimizing Raster Storage: An Examination of Four Alternatives”, Cartographica, vol. 21, Part 2/3, (1983), pp. 400-407 with cover page.
Burton, Warren F. et al., “Comment on ‘The Explicit Quad Tree as a Structure for Computer Graphics’”, The Computer Journal, vol. 26, No. 2, (1983), p. 188.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Bit ordering for packetised serial data transmission on an... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Bit ordering for packetised serial data transmission on an..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bit ordering for packetised serial data transmission on an... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4284358

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.