Bit line switch array for electronic computer memory

Details Bit line switch array for electronic computer memory Bit line switch array for electronic computer memory

1992-04-10

1995-02-07

LaRoche, Eugene R.

Static information storage and retrieval

Addressing

Plural blocks or banks

36518901, 365207, G11C 800, G11C 700

Patent

active

053880722

ABSTRACT:
A cache memory having rows of memory cells, each row having at least first and second blocks of memory cells. Each memory cell stores a data signal, has at least one word line input, and at least one bit line input/output. A word line connects the word line inputs of at least first, second, third, and fourth memory cells in a row of the cache memory. The first and third memory cells are contained in the first block, while the second and fourth memory cells are contained in the second block. First and second sense amplifiers or write drivers are provided for reading data from or writing data to memory cells. First and second switches having control inputs connect the bit line inputs/outputs of the first and second memory cells, respectively, to the first sense amplifier/write driver. Third and fourth switches having control inputs switchably connect the bit line inputs/outputs of the third and fourth memory cells, respectively, to the second sense amplifier/write driver. The control inputs of the first, second, third, and fourth switches are capable of being independently actuated. Selection means, such as an address decoder, independently actuate either the first and third switches to connect memory cells only in the first block to the sense amplifiers, or the first and fourth switches to connect memory cells in both the first and second blocks to the sense amplifiers.

REFERENCES:
patent: 4150441 (1979-04-01), Ando
patent: 4393472 (1983-07-01), Shimada et al.
patent: 4675808 (1987-06-01), Grinn et al.
patent: 4692900 (1987-09-01), Ooami et al.
patent: 4724518 (1988-02-01), Steps
patent: 4758991 (1988-07-01), Ichida
patent: 4794559 (1988-12-01), Greenberger
patent: 4796227 (1989-01-01), Lyon et al.
patent: 4905188 (1990-02-01), Chuang et al.
patent: 4954987 (1990-09-01), Auvinen
patent: 4991142 (1991-02-01), Wang
patent: 5058068 (1991-10-01), Costabello
patent: 5109361 (1992-04-01), Yim et al.
Chappell, T. I., et al. "A 2-ns Cycle, 3.8-ns Access 512-kb CMOS ECL SRAM with a Fully Pipelined Architecture." IEEE Journal of Solid-State Circuits, vol. 26, No. 11, Nov. 1991, pp. 1577-1585.
Cocke, J., et al. "The IBM RISC System/6000 Processor." IBM Journal of Research and Development, vol. 34, No. 1, Jan. 1990.
Matick, R. E., et al. "Architectural Implications in the Design of Microprocessors." IBM Systems Journal, vol. 23, No. 3, 1984, pp. 264-280.
Matick, R. E., et al. "Architecture, design, and operating characteristics of a 12-ns CMOS functional cache chip." IBM Journal of Research and Development, vol. 33, No. 5, Sep. 1989, pp. 524-539.
Matick, R. E., et al. "Electronic Computer Memory System Having Multiple Width, High Speed Communication Buffer." U.S. Patent Application Ser. No. 826,306 filed on Jan. 24, 1992.
Matick, R. E., et al. "Functional Cache for Improved System Performance." IBM Journal of Research and Development, vol. 33, No. 1, Jan. 1989, pp. 15-32.
Radin, G., "The 801 Minicomputer." IBM Journal of Research and Development, vol. 27, No. 3, 1983, pp. 237-246.

Affiliated with

Also associated with

Rating

Bit line switch array for electronic computer memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Bit line switch array for electronic computer memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bit line switch array for electronic computer memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1114944