Excavating
Patent
1984-04-12
1986-12-09
Atkinson, Charles E.
Excavating
375 34, H04B 1700, G06F 1100
Patent
active
046285075
ABSTRACT:
A bit errror detection circuit for checking the quality of a transmission path by accurately predicting a true bit error rate (BER) despite changes in the operating point of a non-linear element or fluctuations in the level of an input signal. An inputted PSK-modulated carrier wave is separately phase demodulated by a recovered carrier wave and a phase modulated carrier wave. These two phase demodulated PSK-modulated carrier waves are inputted into separate discriminator circuits 412 and 413 having a common discrimination level where the difference between the outputs can be compared by the comparator circuit 409 to predict a true BER.
REFERENCES:
patent: 4034340 (1977-07-01), Sant' Agostino
patent: 4188615 (1980-02-01), Tan
patent: 4200838 (1980-04-01), Poitevin
patent: 4218771 (1980-08-01), Hogge, Jr.
patent: 4247938 (1981-01-01), Kurihara et al.
patent: 4367550 (1983-01-01), Douverne
patent: 4375099 (1983-02-01), Waters et al.
S. Takenaka et al., Bit Error Rate Monitor for Four Phase PSK Systems, Intl. Conf. on Communications, Seattle, WA, Jun. 8-12, 1980, pp. 25.1-25.6.
B. J. Leon et al., A Bit Error Rate Monitor for Digital PSK Links, IEEE Trans. on Comm., vol. COM-23, No. 5, May 1975, pp. 518-525.
Atkinson Charles E.
NEC Corporation
LandOfFree
Bit error detection circuit for PSK-modulated carrier wave does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Bit error detection circuit for PSK-modulated carrier wave, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bit error detection circuit for PSK-modulated carrier wave will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1389936