Boots – shoes – and leggings
Patent
1979-07-30
1984-08-21
Shaw, Gareth D.
Boots, shoes, and leggings
G06F 1300
Patent
active
044674430
ABSTRACT:
Disclosed is a memory system for reading and writing variable length data fields. Each of the data fields are addressed by the combination of a word address, a bit address, and a field length. Internal to the memory system, a total of 2N cells are addressed by each word address where N is the maximum field length. But only a portion of the addressed cells are selectively enabled in response to the bit address and field length. An N bit shifter right justifies the output data from the selectively enabled cells, and also realigns right justified input data to be written into the selectively enabled cells.
REFERENCES:
patent: 3610903 (1969-01-01), Stokes
patent: 3680058 (1972-07-01), De Santis et al.
patent: 3739352 (1973-06-01), Packard
patent: 3768080 (1973-10-01), Boger et al.
patent: 3781812 (1973-12-01), Wymore et al.
patent: 4020470 (1977-04-01), Drimak
patent: 4023023 (1977-05-01), Bourrez et al.
patent: 4090237 (1978-05-01), Dimmick
patent: 4112487 (1978-09-01), Nutter
patent: 4135242 (1979-01-01), Ward et al.
patent: 4138720 (1979-02-01), Chu et al.
patent: 4174537 (1979-11-01), Chu et al.
patent: 4175284 (1979-11-01), Shuraym
patent: 4189768 (1980-02-01), Liptay et al.
patent: 4213176 (1980-07-01), Cooper
patent: 4236206 (1980-11-01), Strecker et al.
Burroughs Corporation
Fassbender Charles J.
Mills John
Peterson Kevin R.
Shaw Gareth D.
LandOfFree
Bit addressable variable length memory system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Bit addressable variable length memory system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bit addressable variable length memory system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1938635