Bit accurate hardware simulation in system level simulators

Details Bit accurate hardware simulation in system level simulators Bit accurate hardware simulation in system level simulators

2008-01-08

2008-01-08

Jones, Hugh (Department: 2128)

Data processing: structural design, modeling, simulation, and em

Simulating electronic device or electrical system

C703S014000, C712S224000, C712S225000, C712S226000, C712S227000, C716S030000, C716S030000, C716S030000

Reexamination Certificate

active

07318014

ABSTRACT:
A complete hardware design environment is available through a system level simulator. This hardware design environment provides a bit accurate simulator for carrying out hardware simulations in the system level simulator. These simulations take advantage of the computational capabilities of the simulation processor. To take advantage of the simulation processor's resources (e.g., certain FPU components), the signals used in the simulation are made to conform to the native word type of the simulation processor. The hardware blocks deployed in a design frequently use non-native (from the simulation processor's perspective) word types. The bit accurate simulator casts words (signals) defined in the hardware design from a non-native format to a multi-bit native format suitable for use by the simulation processor. At various stages in the simulation, the simulator checks the “value” of the signal to determine whether that value is allowed by a word format specified by the hardware design.

REFERENCES:
patent: 5204829 (1993-04-01), Lyu et al.
patent: 5452239 (1995-09-01), Dai et al.
patent: 5544067 (1996-08-01), Rostoker et al.
patent: 5848262 (1998-12-01), Burch
patent: 6053947 (2000-04-01), Parson
patent: 6067650 (2000-05-01), Beausang et al.
patent: 6086624 (2000-07-01), Murata
patent: 6152612 (2000-11-01), Liao et al.
patent: 6182247 (2001-01-01), Herrmann et al.
patent: 6247147 (2001-06-01), Beenstra et al.
patent: 6247165 (2001-06-01), Wohl et al.
patent: 6286114 (2001-09-01), Veenstra et al.
patent: 6425116 (2002-07-01), Duboc et al.
patent: 6530073 (2003-03-01), Morgan
patent: 6539536 (2003-03-01), Singh et al.
patent: 6606532 (2003-08-01), Yasuura et al.
patent: 6606588 (2003-08-01), Schaumont et al.
patent: 6687662 (2004-02-01), McNamara et al.
patent: 6842888 (2005-01-01), Roberts
patent: 6862563 (2005-03-01), Hakewill et al.
patent: 6883147 (2005-04-01), Ballagh et al.
patent: 7020854 (2006-03-01), Killian et al.
patent: 7085702 (2006-08-01), Hwang et al.
patent: 7107567 (2006-09-01), LeBlanc
patent: 7110935 (2006-09-01), Hwang et al.
patent: 2002/0049944 (2002-04-01), Lagoon et al.
patent: 2003/0008684 (2003-01-01), Ferris
patent: 2003/0033374 (2003-02-01), Horn et al.
patent: 2003/0088710 (2003-05-01), Sandhu et al.
patent: 2003/0118081 (2003-06-01), Philips et al.
patent: 2003/0154465 (2003-08-01), Bollano et al.
patent: 2005/0065990 (2005-03-01), Allen
patent: 2005/0143968 (2005-06-01), Odom et al.
patent: 2005/0166038 (2005-07-01), Wang et al.
patent: 2006/0117274 (2006-06-01), Tseng et al.
Per Holmberg, and Anne Mascarin, The MethWorks and Xilinx take FPGAs into Mainstream DSP,New Technologies DSP, Feb. 2001, pp. 14-15.
Christian Kreiner, Christian Steger, Egon Teiniker, and Reinhold Weiss, A novel Codesign Approach based on Distributed Virtual Machines,Institute for Technical Informatics, Mar. 2002.
Darin Chin,Implementing DSP Designs with the Xilinx System Generator and Implementation Tools, Jun. 2001, Syndicated, vol. 1, Issue 2, pp. 1-2.
Gerard Vink, “Programming DSPs using C: efficiency and portability trade-offs”; Embedded system Nay 2000, pp. 19-30.
S. Mahlke, R. Ravindran, M. Schlansker, R. Schreiber, and T. Sherwood, “Bitwidth Cognizant Architecture Synthesis of Custom Hardware Accelerators” 5th International Workshop on Software and Compilers for Embedded Systems, Mar. 2001 IEEE, total pages of 43.
S. Mahlke, R. Ravindran, M. Schlansker, R. Schreiber, and T. Sherwood, “Bitwidth Cognizant Architecture Synthesis of Custom Hardware Accelerators”, herein referred as Sherwood, 5th International Workshop on Software, and Compilers for Embedded Systems, Mar. 2001 IEEE, total pages of 43.
S. Mahlke, R. Ravindran, M. Schlansker, R. Schreiber, and T. Sherwood, “Bitwidth Cognizant Architecture Synthesis of Custom Hardware Accelerators”, herein referred as Mahlke, 5th International Workshop on Software and Compilers for Embedded Systems, Mar. 2001 IEEE.
K. Wakabayashi, T. Okamoto, C-Based SoC Design Flow and EDA Tools: An ASIC and System Vendor Perspective, 2000 IEEE.
Description of DSP design from the MathWorks website (www.mathworks.com/products/dsp-comm/topdown.shtml); available prior to May 31, 2002.
Description of Xilinx System Generator for Simulink; Product and Description available prior to May 31, 2002.
Description of DSP Builder product available from Altera Corporation; description appears at www.altera.com/products/software/system/dsp/dsp-builder.html; available prior to May 31, 2002.
Altera DSP Builder User Guide; available prior to May 31, 2002.
Simulink Fixed-Point Blockset, User's Guide, Version 3; Product and Description available prior to May 31, 2002.
IEEE 100, The Authoritative Dictionary of IEEE Standards Terms, 7thEd. © 2000. p. 915.
Ha, Dong, “Simulation Graphical Environment User's Guide Using the VHDL Interface,” last updated Oct. 1, 1998, http://www.e.vt.edu/˜ha/cadtools/synopsys/sge—tutorial/tutorial.html.
“Synopsys® SourceModel User's Manual for VHDL,” Apr. 1999, pp. 1-15 and 95-106.
“Dong S. Ha, Professor,” printed Jun. 15, 2006, http://www.ee.vt.edu/ha.
Xilinx® “ChipScope Pro Software and Cores User Manual,” Apr. 10, 2002.
Vink, “Programming DSPs using C: efficiency and portability trade-offs,” Embedded Systems, May 2000, pp. 19-30. (#9).
Mahlke et al., “Bitwidth Cognizant Architecture Synthesis of Custom Hardware Accelerators,” 5thInternational Workshop on Software and Compilers for Embedded Systems, Mar. 2001 IEEE, total pages of 43. (#10).
Simulink Fixed-Point Blockset, User's Guide, Version 3; Product and Description available prior to May 31, 2002. (#11).
Office Actions dated Mar. 3, 2006 and Aug. 24, 2006; U.S. Appl. No. 10/458,516, filed Jun. 9, 2003.
Office Action dated Jul. 5, 2006; U.S. Appl. No. 10/405,836, filed Apr. 1, 2003.
S. Mahlke, R. Ravindran, M. Schlansker, R. Schreiber, and T. Sherwood, “Bitwidth Cognizant Architecture Synthesis of Custom Hardware Accelerators”, herein referred as Sherwood, 5thInternational Workshop on Software and Compilers for Embedded Systems, Mar. 2001 IEEE, total pages of 43.
Per Holmberg, and Anne Mascarin, “The MethWorks and Xilnx take FPGAs into Mainstream DSP”, New Technologies DSP, Feb. 2001, pp. 14-15.
Christian Kreiner, Christian Steger, Egon Teiniker, and Reinhold Weiss, “A Novel Codesign Approach based on Distributed Virtual Machines”, Institute for Technical Informatics, Mar. 2002.
Darin Chin, “Implementing DSP Designs with the Xilnx System Generator and Implementation Tools”, Jun. 2001, Syndicated, vol. 1, Issue 2, pp. 1-2.
Xilnx® “ChipScope Pro Software and Cores User Manual”, Apr. 10, 2002.
“Simulink: Dynamic System Simulation for MATLAB®” Version 3. Jan. 1999.
“Formal Verification Flow for Xilinx Devices Using the Synplify Pro® Software and the Conformal™ LEC Tool”, Mar. 2003. http://www.synplicity.com/literature/pdf/formal—verificat4ion—final.pdf.

Affiliated with

Also associated with

Rating

Bit accurate hardware simulation in system level simulators does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Bit accurate hardware simulation in system level simulators, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bit accurate hardware simulation in system level simulators will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2794489