Active solid-state devices (e.g. – transistors – solid-state diode – Bipolar transistor structure – With emitter region having specified doping concentration...
Reexamination Certificate
2000-08-03
2003-12-02
Nadav, Ori (Department: 2811)
Active solid-state devices (e.g., transistors, solid-state diode
Bipolar transistor structure
With emitter region having specified doping concentration...
C257S565000
Reexamination Certificate
active
06657281
ABSTRACT:
TECHNICAL FIELD OF THE INVENTION
The present invention is directed, in general, to semiconductor devices with bipolar transistors and associated methods of manufacture and, more specifically, to a bipolar transistor having a low dielectric constant (K) material in the emitter region and a method of manufacture therefore.
BACKGROUND OF THE INVENTION
The advent of the integrated circuit has had a significant impact on various types of communication devices. The integrated circuit has been incorporated into both radio frequency applications and high speed communication network systems. While operation speeds of these communication devices have dramatically increased, the demand for yet faster communication devices continues to rise. Thus, the semiconductor manufacturing industry continually strives to increase the overall speed of the integrated circuit. One way in which the semiconductor industry has increased the speed of the integrated circuit is to continue to shrink the size of the transistor. Over the last few years, the device size of the transistor has gone from 0.5 &mgr;m to 0.32 &mgr;m to 0.25 &mgr;m and now transistor device sizes are heading to the 0.12 &mgr;m range and below. As transistor device sizes have continued to dramatically decrease, with each decrease in size the semiconductor industry has faced new challenges.
One such challenge is elimination of parasitic capacitance. This is particularly important for communication devices and communication network systems in general. One integrated circuit component that is often incorporated into these communication devices and networks, is the bipolar transistor. The bipolar transistor facilitates the faster operating speeds that are needed for complex communication network systems. However, as device sizes have continued to shrink into the sub-micron size, the bipolar transistor has also been a source of decreased operating speed due to the increased parasitic capacitance. For example, in some cases, emitter-base parasitic capacitance (C
EBP
) can be as high as 60% of the total emitter-base capacitance (C
EB
), which severely slows down emitter coupled logic (ECL) type circuits, which are often used in high-speed communication network systems.
The industry has attempted to solve this problem by producing a smaller emitter-base overlap to reduce C
EBP
. However, the production of this device often requires more advanced and expensive photolithographic tools. Moreover, there are increased possibilities of device parameter variations that can cause uniformity and yield issues during production. In addition, non-ideal emitter-base recombination current can severely degrade device performance.
Accordingly, what is needed in the art is a bipolar transistor and a method of manufacture therefore, that avoids the disadvantages associated with the prior art bipolar transistors.
SUMMARY OF THE INVENTION
To address the above-discussed deficiencies of the prior art, the present invention provides a bipolar transistor located on a semiconductor wafer substrate. In one embodiment, the bipolar transistor comprises a collector located in the semiconductor wafer substrate; a base located in the collector; and an emitter located on the base and in contact with at least a portion of the base, wherein the emitter has a low K layer located therein. In one embodiment, the low K layer is located proximate a side of the emitter. More preferably, however, the low K layer is located proximate opposing sides of the emitter. In all embodiments, however, the low K layer does not interfere with the proper functioning of the bipolar transistor. The low K layer, however, does substantially reduce the emitter-base capacitance typically associated with conventional bipolar transistors.
Thus, in one embodiment, the present invention provides a bipolar transistor that reduces emitter-base parasitic capacitance, and thereby, decreases overall capacitance and allows for faster integrated circuit operating speeds. The bipolar transistor provided by the present invention is also easily incorporated into existing complementary metal oxide semiconductor (CMOS) technology without the need for additional equipment, cost or fabrication time.
REFERENCES:
patent: 4908324 (1990-03-01), Nihira et al.
patent: 5073810 (1991-12-01), Owada et al.
patent: 5204276 (1993-04-01), Nakajima et al.
patent: 5294823 (1994-03-01), Eklund et al.
patent: 5731617 (1998-03-01), Suda
patent: 6239477 (2001-05-01), Johnson
patent: 6414371 (2002-07-01), Freeman et al.
patent: 6531369 (2003-03-01), Ozkan et al.
patent: 62-206880 (1987-09-01), None
Chyan Yih-Feng
Huang Chunchieh
Leung Chung Wai
Ma Yi
Moinian Shahriar
Agere Systems Inc.
Nadav Ori
LandOfFree
Bipolar transistor with a low K material in emitter base... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Bipolar transistor with a low K material in emitter base..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bipolar transistor with a low K material in emitter base... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3158116