Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material
Patent
2000-03-29
2000-12-05
Dang, Trung
Semiconductor device manufacturing: process
Formation of electrically isolated lateral semiconductive...
Grooved and refilled with deposited dielectric material
438425, 438426, 438430, 438432, H01L 2176
Patent
active
061566225
ABSTRACT:
In an NPN transistor of this invention having a trench isolation structure, for example, an N.sup.+ -type buried layer and an N.sup.- -type epitaxial layer are stacked on an element forming region of a P.sup.+ -type substrate, and a trench having polysilicon filled therein is formed in a portion adjacent to the element forming region. Further, a field oxide film is formed to extend from the trench having polysilicon filled therein over to the adjacent element isolation region without extending into the element forming region. Thus, a distance from the front end portion of the field oxide film on the element forming region side to the trench is reduced to reduce the element area. Therefore, the parasitic capacitance can be reduced and the power consumption of a circuit can be reduced.
REFERENCES:
patent: 4228450 (1980-10-01), Anantha et al.
patent: 4470062 (1984-09-01), Muramatsu
patent: 4502913 (1985-03-01), Lechaton et al.
patent: 4551743 (1985-11-01), Murakami
patent: 4639288 (1987-01-01), Price et al.
patent: 4660068 (1987-04-01), Sakuma et al.
patent: 4693782 (1987-09-01), Kikuchi et al.
patent: 4700456 (1987-10-01), Bruchez
patent: 4745087 (1988-05-01), Iranmanesh
patent: 4771328 (1988-09-01), Malaviya et al.
patent: 4860085 (1989-08-01), Feygenson
patent: 4887144 (1989-12-01), Cook et al.
patent: 4924284 (1990-05-01), Beyer et al.
patent: 4965217 (1990-10-01), Desilets et al.
patent: 4980748 (1990-12-01), Hozumi et al.
patent: 5008208 (1991-04-01), Liu et al.
patent: 5045904 (1991-09-01), Kobayashi et al.
patent: 5285101 (1994-02-01), Kikuchi
patent: 5360753 (1994-11-01), Park et al.
patent: 5406113 (1995-04-01), Horie
patent: 5677232 (1997-10-01), Kim et al.
patent: 5686344 (1997-11-01), Lee
patent: 5926717 (1999-07-01), Michael et al.
patent: 6001705 (1999-12-01), Zombrano
Shishido Norihiko
Yoshino Sanae
Dang Trung
Kabushiki Kaisha Toshiba
LandOfFree
Bipolar transistor having isolation regions does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Bipolar transistor having isolation regions, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bipolar transistor having isolation regions will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-961019