Bipolar transistor and method for producing same

Details Bipolar transistor and method for producing same Bipolar transistor and method for producing same

2001-08-02

2002-10-15

Niebling, John F. (Department: 2812)

Semiconductor device manufacturing: process

Forming bipolar transistor by formation or alteration of...

Using epitaxial lateral overgrowth

C438S353000, C438S364000

Reexamination Certificate

active

06465318

ABSTRACT:

The invention relates to a bi-polar transistor and a procedure for its manufacture.
BACKGROUND OF THE ART
An important domain of use of vertical bi-polar transistors are high-speed applications. In order to improve the efficiency of transistors in the domain of highest speeds, the influence of parasitic components, i.e., resistance and capacitance, must be reduced. Therefore, highly conductive connections between the metal contacts and the active (inner) transistor region as well as a minimized passive transistor surface are required.
In order to meet these requirements, laterally scaled, the so-called “double polysilicon technologies” are used in modem procedures to manufacture vertical bi-polar transistors. Such technologies make it possible to arrange the base contact and parts of the highly conductive polysilicon connection between the contact and the inner base through insulated zones. However, these design advantages as compared with the “simple polysilicon technologies” are associated with such disadvantages as additional process complexity and increased contact resistance. These disadvantages arise in connection with the required etching of the polysilicon in the active zone of the transistor, and the diffusion of the doping agents from the highly doped polysilicon layer into the monocrystal base zone. Since the polysilicon for the base is removed over the active transistor zone by means of a dry-etching procedure, and there is no selectivity to the underlying monocrystal silicon, damage occurs to the exposed silicon surface. The consequence is then roughness of the surface, imperfections of the grid structure and penetration of foreign substances. Various procedures have been suggested to eliminate these problems. For example, etching-stop layers are used to protect the emitter zone in order to resolve the problems with dry etching. Additional procedure and cost is required to guarantee the self-adjusting of,the emitter zone and the etching-stop layer.
The application of epitaxy processes has recently further improved the high-speed properties. In-situ doping is used during the deposition in order to achieve smaller sizes of the base, i.e., smaller thickness of the base layer and smaller base layer resistance. An additional variance in achieving a certain resistance of the base layer and a current gain and, therefore, optimal high-speed properties is provided by the deposition of heterogeneous layers.
The concept of the double polysilicon technology with an etching-stop layer is also applied in the case of an epitaxially deposited base layer using the so-called selective epitaxy. During the selective epitaxy process, the deposition conditions are such that the epitaxial growth occurs only on uncovered semiconductor surface. If differential epitaxy is used, during which the silicon material is deposited both on the semiconductor and the insulator zones, an inner base and the connection to a base contact (base zone) located on the insulator zone can be produced at the same time. This generally eliminates the need of an additional polysilicon layer. The resulting quasi double polysilicon arrangement allows to simplify the process.
However, as compared with a full-fledged double polysilicon process we face a disadvantage consisting in the fact that the thickness of the epitaxy layer in the active transistor zone cannot be set independently from the thickness of the silicon layer in the base zone or on the insulator zones. Due to the insufficient nucleation of the SiO
2
layer usually used as insulator, the polycrystal layer is usually thinner than the epitaxially grown layer. As for the epitaxy layer thickness, two different requirements exist. Within the emitter zone, a sufficiently thin layer should be present between the highly doped emitter and the base. A thicker layer is beneficial in the outer base zone to allow low resistance of the base. The patent documentation U.S. Pat. No. 5,137,840A describes differential epitaxy process in a UHVCVD system at a pressure between 1×10
−4
and 1×10
−2
Torr and a constant deposition temperature of 500-800° C. for the buffer layer.
The task of this invention is to propose a bi-polar transistor and a procedure for its manufacture that eliminates the disadvantages of conventional arrangements for a simple polysilicon technology with differential epitaxy for the manufacture of the base, in order to further improve especially the high-speed properties of a bi-polar transistor, to produce highly conductive connections between the metal contacts and the active (inner) transistor region as well as a minimized passive transistor surface, and to simultaneously avoid any additional process complexity and increased contact resistance.
SUMMARY OF THE INVENTION
This invention resolves the task in that, by creating suitable epitaxy process conditions, the polysilicon layer is deposited on the insulator zone with a greater thickness than the epitaxy layer in the active transistor zone. The greater thickness of the polysilicon layer as compared to the epitaxial layer is achieved by using a very low temperature for the deposition of a part of or the entire buffer layer. Apart from using a polysilicon layer, this invention also includes the possible use of an amorphous silicon layer. The use of a low temperature for the deposition allows a better nucleation of the insulator layer and a reduction of the idle time for the deposition. The deposition at a very low temperature allows a higher deposition rate for the polycrystal or amorphous layer as compared with the epitaxial layer. This allows achieving a greater thickness on the insulator layer as compared with the active transistor zone.
A simple polysilicon bi-polar transistor with an epitaxially made base according to this invention allows a reduction of the outer base resistance without having to accept a deterioration of the emitter properties. Due to a continuous deposition of the inner and outer zones no surface problems occur with the base.


REFERENCES:
patent: 4912538 (1990-03-01), Kasper
patent: 4935375 (1990-06-01), Kasper
patent: 4949146 (1990-08-01), Herzog
patent: 4997776 (1991-03-01), Harame et al.
patent: 5137840 (1992-08-01), DeSilets
patent: 5234845 (1993-08-01), Aoki
patent: 5436180 (1995-07-01), deFresart
patent: 5488003 (1996-01-01), Chambers
patent: 5604374 (1997-02-01), Inou
patent: 5620907 (1997-04-01), Jalali-Farahani
patent: 5633179 (1997-05-01), Kamins
patent: 5648280 (1997-07-01), Kato
patent: 5656514 (1997-08-01), Ahlgren et al.
patent: 5668025 (1997-09-01), Blanchard
patent: 5821149 (1998-10-01), Schueppen
patent: 35 45 238 (1987-06-01), None
patent: 35 45 239 (1987-06-01), None
patent: 35 45 241 (1987-06-01), None
patent: 35 45 242 (1987-06-01), None
patent: 35 45 243 (1987-06-01), None
patent: 35 45 244 (1987-06-01), None
patent: 37 16 469 (1988-10-01), None
patent: 37 16 470 (1988-10-01), None
patent: 37 16 471 (1988-10-01), None
patent: 37 43 776 (1989-07-01), None
patent: 38 35 700 (1990-04-01), None
patent: 39 03 121 (1990-08-01), None
patent: 39 18 060 (1990-12-01), None
patent: 40 39 104 (1991-08-01), None
patent: 41 15 022 (1991-12-01), None
patent: 44 17 916 (1995-11-01), None
patent: 196 09 933 (1997-09-01), None
Meyerson, B.S., “Low-Temperature Silicon Epitaxy by Ultrahigh Vacuum′ Chemical Vapor Deposition,” Appl. Phys. Lett., American Institute of Physics, vol. 48 (No. 12), pp. 797-799, (Mar. 24, 1986.
Burghartz, et al., “Self-Aligned Bipolar Epitaxial Base n-p-n Transistors by Selective Epitaxy Emitter Windoe (SEEW) Technology,” IEEE Transactions on Electron Devices, IEEE, vol. 38 (No. 2), pp. 378-385, (Feb. 28, 1991).
Ugajin, “SiGe Drift Base Bipolar Transistor with Self-Aligned Selective CVD-Tungsten Electrodes,” IEEE Transactions on Electron Devices, IEEE, vol. 41 (No. 3), pp. 427-432, (Mar. 30, 1994).

Affiliated with

Also associated with

Rating

Bipolar transistor and method for producing same does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Bipolar transistor and method for producing same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bipolar transistor and method for producing same will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2989718