Active solid-state devices (e.g. – transistors – solid-state diode – Bipolar transistor structure – With specified electrode means
Reexamination Certificate
1994-12-12
2001-05-15
Lee, Eddie C. (Department: 2815)
Active solid-state devices (e.g., transistors, solid-state diode
Bipolar transistor structure
With specified electrode means
C257S347000, C257S368000, C257S370000, C257S378000
Reexamination Certificate
active
06232649
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Technical Field
The present invention is generally related to integrated circuits and in particular to a process of forming a bipolar transistor structure in an integrated circuit. Still more particularly, the present invention is related to a process for forming a bipolar transistor structure that is compatible for forming CMOS structures using silicon-on-insulator technology.
2. Description of the Related Art
The integration of metal oxide-semiconductor field effect (MOSFET) structures and bipolar transistors on a single substrate has become very desirable. In addition, silicon-on-insulator (SOI) technology is attractive for high speed complementary metal oxide-semiconductor (CMOS) and radiation hardened devices. SOI technology offers the highest performance for a given feature size due to the minimization of parasitic compacitance. In SOI technology, small islands of silicon which contain the individual device are fabricated on an insulating substrate. These islands are then interconnected in the normal way.
As is well known in the art, digital and linear functions are often performed by integrated circuits using either bipolar or metal-oxide-semiconductor (MOS) technology. Bipolar integrated circuits, of course, generally provide higher speed operation and greater drive currents then the MOS circuits. Recent advances in manufacturing technology have allowed the use of both bipolar and CMOS transistors in the same integrated circuit (commonly referred to as BiCMOS devices). Several merged BiCMOS processes make use of the inherent vertical NPN transistor present in a bulk CMOS process. In a SOI CMOS, such vertical structures do not exist and lateral bipolar transistors may be suitable for sharing fabrication steps with MOSFET's. Unfortunately, lateral bipolar transistors suffer from an inherent performance limitation related to their large base width and the base series resistance. As a result, it would be advantageous to have a process for manufacturing a vertical bipolar transistor with a SOI MOS transistor.
SUMMARY OF THE INVENTION
It is one object of the present invention to provide an improved integrated circuit.
It is another object of the present invention to provide an improved process for forming a bipolar structure in an integrated circuit.
It is yet another object of the present invention to provide an improved process for forming a bipolar transistor structure for use in silicon-on-insulator technology.
The present invention provides a bipolar transistor on a silicon-on-insulator substrate. A buried collector is located in a trench formed in the substrate. Polysilicon sidewalls are formed at the sides of the trench, and connected to the buried collector. Then, oxide sidewalls are formed against the oxidized polysilicon sidewalls to separate them from the interior of the trench. Epitaxial silicon fills the trench between the sidewalls. The bipolar transistor has a base and an emitter formed in the epitaxial silicon, wherein the polysilicon sidewalls form a collector connection to the buried collector.
The above as well as additional objectives, features, and advantages of the present invention will become apparent in the following detailed written description.
REFERENCES:
patent: 3913124 (1975-10-01), Roberson
patent: 4700461 (1987-10-01), Hong-Kyun Choi et al.
patent: 4769687 (1988-09-01), Nakazato et al.
patent: 4839309 (1989-06-01), Easter et al.
patent: 4884117 (1989-11-01), Neppl et al.
patent: 4965872 (1990-10-01), Vasudev
patent: 5028557 (1991-07-01), Nun-Sian Tsai et al.
patent: 5049513 (1991-09-01), Eklund
patent: 5057580 (1991-10-01), Fock et al.
patent: 5060035 (1991-10-01), Nishimura et al.
patent: 5072274 (1991-12-01), Kokado
patent: 5073506 (1991-12-01), Mazara et al.
patent: 5075241 (1991-12-01), Spratt et al.
patent: 5100810 (1992-03-01), Yoshimi et al.
patent: 5102809 (1992-04-01), Eklund et al.
patent: 5140390 (1992-08-01), Mei Li et al.
patent: 5162882 (1992-11-01), Pollack
patent: 5212397 (1993-05-01), Yee-Chaung See et al.
patent: 5241211 (1993-08-01), Tahiro
patent: 5273915 (1993-12-01), Bor-Yuan Hwang et al.
patent: 5289027 (1994-02-01), Terrill et al.
patent: 5621239 (1997-04-01), Horie et al.
Eckert II George C.
Hyundai Electronics America
Lee Eddie C.
Townsend and Townsend / and Crew LLP
LandOfFree
Bipolar silicon-on-insulator structure and process does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Bipolar silicon-on-insulator structure and process, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bipolar silicon-on-insulator structure and process will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2549368