Bipolar junction transistor compatible with vertical...

Active solid-state devices (e.g. – transistors – solid-state diode – Bipolar transistor structure – With non-planar semiconductor surface

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C257S330000, C257S378000, C438S138000

Reexamination Certificate

active

06759730

ABSTRACT:

FIELD OF THE INVENTION
The present invention is directed to semiconductor devices incorporating junctions of varying conductivity types and methods of making such devices. More specifically, the present invention relates to a bipolar junction transistor device and methods for fabricating integrated circuits incorporating such devices.
BACKGROUND OF THE INVENTION
Enhancing semiconductor device performance and increasing device density (the number of devices per unit area) continue to be important objectives of the semiconductor industry. Device density is increased by making individual devices smaller and packing devices more compactly. But, as the device dimensions (also referred to as feature size or design rules) decrease, the methods for forming devices and their constituent elements must be adapted. For instance, production line feature sizes are currently in the range of 0.25 microns to 0.12 microns, with an inexorable trend toward small dimensions. However, as the device dimensions shrink, certain manufacturing limitations arise, especially with respect to the lithographic processes. In fact, current lithographic processes are nearing the point where it is not possible to accurately manufacture devices at the required minimal sizes demanded by today's device users.
Currently most metal-oxide-semiconductor field effect transistors (MOSFETs) are formed in a lateral configuration with the current flowing parallel to the major plane of the substrate or body surface. As the size of these MOSFET devices decreases to achieve increased device density, the fabrication process becomes increasingly difficult. In particular, the lithographic process for creating the channel is problematic, as the wavelength of the radiation used to delineate an image in the lithographic pattern approaches the device dimensions. Therefore, for lateral MOSFETs, the gate length is approaching the point where it cannot be precisely controlled through the lithographic techniques.
Recent advances in packing density have resulted in several variations of a vertical MOSFET. In particular, the vertical device is described in Takato, H., et al., “Impact of Surrounding Gates Transistor (SGT) for Ultra-High-Density LSI's,
IEEE Transactions on Electron Devices,
Volume 38(3), pp. 573-577 (1991), has been proposed as an alternative to the planar MOSFET devices. Recently, there has been described a MOSFET characterized as a vertical replacement gate transistor. See Hergenrother, et al, “The Vertical-Replacement Gate (VRG) MOSFET”: A 50-nm Vertical MOSFET with Lithography-Independent Gate Length,”
Technical Digest of the International Electron Devices Meeting,
p. 75, 1999.
Generally, integrated circuits comprise a plurality of active devices, including MOSFETs, JFETs and bipolar junction transistors, as well as passive components such as resistors and capacitors. Commonly owned U.S. Pat. Nos. 6,027,975 and 6,197,641, which are hereby incorporated by reference, teach certain techniques for the fabrication of vertical replacement gate (VRG) MOSFETs. It is therefore advantageous to fabricate bipolar junction transistors (BJTs) using similar and compatible processing steps as those employed for the fabrication of MOSFETs to reduce integrated circuit fabrication costs.
BRIEF SUMMARY OF THE INVENTION
An architecture and fabrication process is provided for fabricating BJTs using a process compatible with the fabrication of vertical MOSFETs.
According to one embodiment of the invention, a semiconductor device includes a first layer of semiconductor material and a first doped region formed therein. A plurality of semiconductor and insulating layers overlie the first doped region and a window or trench is formed in the plurality of layers. A second doped region of a different conductivity type than the first doped region is overlies the first doped region in the window. A third doped region, also in the window, overlies the second doped region, with a different conductivity type than the second doped region. The first region is a collector region of the BJT and the second region is the base. The third region is the emitter.
In an associated method of manufacture, an integrated circuit structure is fabricated by providing a semiconductor layer suitable for device formation and having a first surface formed along a first plane. A plurality of layers are formed thereover and a window is formed in the plurality of layers. For a BJT device, a first device region is formed in the semiconductor layer, where the device region is the collector. A base region is formed above the collector, and the emitter region formed above the base; both the base and emitter regions are formed in the window.
According to the present invention, BJTs and vertical MOSFETs can be fabricated in the same semiconductor substrate using compatible fabrication processes with minimal additional fabrication steps. That is, both devices are formed from a plurality of shared insulating and semiconductor layers, with certain of the active regions of each device formed in a window in the plurality of layers.


REFERENCES:
patent: 4366495 (1982-12-01), Goodman et al.
patent: 4455565 (1984-06-01), Goodman et al.
patent: 4587713 (1986-05-01), Goodman et al.
patent: 4683643 (1987-08-01), Nakajima et al.
patent: 4786953 (1988-11-01), Morie et al.
patent: 4837606 (1989-06-01), Goodman et al.
patent: 4851362 (1989-07-01), Suzuki
patent: 5001533 (1991-03-01), Yamaguchi
patent: 5252849 (1993-10-01), Fitch et al.
patent: 5342797 (1994-08-01), Sapp et al.
patent: 5414288 (1995-05-01), Fitch et al.
patent: 5414289 (1995-05-01), Fitch et al.
patent: 5576238 (1996-11-01), Fu
patent: 5668391 (1997-09-01), Kim et al.
patent: 5679972 (1997-10-01), Kim
patent: 5744846 (1998-04-01), Batra et al.
patent: RE36311 (1999-09-01), Frisina et al.
patent: 6027975 (2000-02-01), Hergenrother et al.
patent: 6072216 (2000-06-01), Williams et al.
patent: 6133099 (2000-10-01), Sawada
patent: 6197641 (2001-03-01), Hergenrother et al.
patent: 6294418 (2001-09-01), Nobel
patent: 6297531 (2001-10-01), Armacost et al.
Dudek, et al, “Lithography-Independent Nanometer Silicon MOSFET's on Insulator”, IEEE Transactions on Electron Devices, vol. 43, No. 10, Oct. 1996, pp. 1626-1631.
Risch, et al, “Vertical MOS Transistors with 70 nm Channel Length”, IEEE Transactions on Electron Devices, vol. 43, No. 9, Sep. 1996, pp. 1495-1498.
Takato et al, “Impact of Surrounding Gate Transistor (SGT) for Ultra-High-Density LSI's”, IEEE Transactions on Electron Devices, vol. 38, No. 3, Mar. 1991, pp. 573-577.
Takato, et al, “High Performance CMOS Surrounding Gate Transistor (SGT) for Ultra High Density LSIs”, IEDM 1988, pp. 222-225.
Hergenrother, et al, “The Vertical Replacement-Gate (VRG) MOSFET: A 50-nm Vertical MOSFET with Lithography-Independent Gate Length”, Technical Digest of IEDM, 1999, pp. 75-78.
Oh, et al, “50 nm Vertical Replacement-Gate (VRG) pMOSFETs”, IEEE 2000.
Hergenrother, et al, “The Vertical Replacement-Gate (VRG) MOSFET: A High-Performance Vertical MOSFET with Lithography-Independent Critical Dimensions”, no publication information apparent form document.
Monroe, et al, “The Vertical, Replacement-Gate (VRG) Process for Scalable, General-purpose Complementary Logic”, Paper 7.5, pp. 1-7, date and publication information unknown.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Bipolar junction transistor compatible with vertical... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Bipolar junction transistor compatible with vertical..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bipolar junction transistor compatible with vertical... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3240425

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.