Binary ripple counter sampling with adjustable delays

Details Binary ripple counter sampling with adjustable delays Binary ripple counter sampling with adjustable delays

2008-06-20

2011-10-25

Fan, Chieh M (Department: 2611)

Pulse or digital communications

Synchronizers

C327S141000, C370S229000

Reexamination Certificate

active

08045662

ABSTRACT:
The output bits of a binary ripple counter are used to control the sampling of those output bits, thereby ensuring accurate sampling. A sampler is provided with adjustable delay elements that permit accurate sampling regardless of: delay mismatch between the sampler and a data path of the counter; the length of the counter; operating speed; or PVT variations.

REFERENCES:
patent: 4031532 (1977-06-01), First
patent: 4612658 (1986-09-01), Eby
patent: 4741004 (1988-04-01), Kane
patent: 4856035 (1989-08-01), Lewis
patent: 4910797 (1990-03-01), Min et al.
patent: 5425074 (1995-06-01), Wong
patent: 5689345 (1997-11-01), Harton
patent: 6122296 (2000-09-01), Shih
patent: 6137333 (2000-10-01), Williams et al.
patent: 6285172 (2001-09-01), Torbey
patent: 6388600 (2002-05-01), Johnson et al.
patent: 6946881 (2005-09-01), Chan
patent: 7236557 (2007-06-01), Nguyen
patent: 7728642 (2010-06-01), O'Dwyer
patent: 7742551 (2010-06-01), Pyeon
patent: 2004/0125905 (2004-07-01), Vlasenko et al.
patent: 2005/0259239 (2005-11-01), Lin et al.
patent: 2007/0237277 (2007-10-01), Unterricker
patent: 2008/0317189 (2008-12-01), Zhuang et al.

Affiliated with

Also associated with

Rating

Binary ripple counter sampling with adjustable delays does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Binary ripple counter sampling with adjustable delays, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Binary ripple counter sampling with adjustable delays will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4281405