Binary resolution decimation method and apparatus

Facsimile and static presentation processing – Facsimile – Specific signal processing circuitry

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

H04N 140

Patent

active

051856743

ABSTRACT:
An apparatus and method are described for compressing data so that the data scanned in one resolution may be printed or displayed in a second resolution. The apparatus includes a buffer for storing a subset of data representing a matrix of n rows by m columns of data information. The data in the matrix is analyzed and a criterion for selection of a data-stitching locatin is made based upon the arrangement of data in the nxm matrix. The stitching location defines two adjacent rows that are to be stitched. A first shift register is provided for storing an intermediate n x(m-1) matrix of data. The buffer is connected to the first shift register from at least two rows in the buffer other than that of the two rows to be stitched, the shift register and shifting data in said two rows to be stitched by alternately switching between row selections to provide a zig-zag alternating data selection pattern. A second shift register is provided to store an (n-1)x(m-1) matrix of data. Data from the first shift register is shifted to the second shift register by shifting two columns of data into the second shift register means by shifting two columns of data into the second shift register and stitching two other columns of data in the first shift register means into one column of data in the second shift register by alternately switching between the two columns to be stitched so that data is sequentially shifted into said one column of said second shift register means by alternately selecting data from one column of said first shift register means and then selecting data from a different column of said first shift register means to generate an (n-1 )x(m-1) matrix of compressed data.

REFERENCES:
patent: 4134133 (1979-01-01), Teramura et al.
patent: 4667251 (1987-05-01), Hasegawa
patent: 4760460 (1988-07-01), Shimotohno
patent: 4970586 (1990-11-01), Sunda et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Binary resolution decimation method and apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Binary resolution decimation method and apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Binary resolution decimation method and apparatus will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-328418

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.