Binary multiplier using ternary code

Boots – shoes – and leggings

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

364760, G06F 752

Patent

active

046284729

ABSTRACT:
The invention provides a high-speed binary multiplier.
The binary digits x.sub.i of the multiplicand X and y.sub.j of the multiplier Y (in two complement form) are converted by respective coders into coefficients a.sub.i and b.sub.j such that

REFERENCES:
patent: 3691359 (1972-09-01), Dell et al.
patent: 3730425 (1973-05-01), Kindell et al.
patent: 4122527 (1978-10-01), Swiatowiec
patent: 4153938 (1979-05-01), Ghest et al.
patent: 4546446 (1985-10-01), Machida
IEEE Transactions on Computers, vol. C.27, No. 3, Mar. 1978 (New York, U.S.A.), P. Corsini et al., "Uniform Shift Multiplication Algorithms without Overflow", pp. 256-258.
K. Hwang: "Computer Arithmetic-Principles, Architecture and Design", 1979, John Wiley & Sons (New York, U.S.A.), pp. 149-151.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Binary multiplier using ternary code does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Binary multiplier using ternary code, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Binary multiplier using ternary code will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1389541

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.