Boots – shoes – and leggings
Patent
1992-12-11
1995-08-29
Bowler, Alyssa H.
Boots, shoes, and leggings
395375, 364754, 364758, 364759, 3642582, 3642595, 3642598, 364DIG1, G06F 750, G06F 752
Patent
active
054469090
ABSTRACT:
Binary multiplication is performed with existing data processing apparatus to which only minor modifications are required. One operand and a partial product are stored in existing latches of a CPU. The second operand is stored in a shift register which is added to the CPU. The data in the shift register is shifted from the LSB to the MSB, with a "0" being loaded into the LSB. As the bits in the first operand are designated in sequence, the value of the partial product is increased by the value in the shift register if the designated bit is a "1". After the sequencing has designated all the bits of the first operand, the partial product is taken to be the product of the multiplication.
REFERENCES:
patent: 3617723 (1971-11-01), Melvin
patent: 4228518 (1980-10-01), Chamberlin
patent: 4346451 (1982-08-01), Katayama
patent: 4658094 (1987-04-01), Clark
patent: 4807175 (1989-02-01), Tokumaru et al.
patent: 4878191 (1989-10-01), Oguchi
patent: 4970676 (1990-11-01), Fling
patent: 5025408 (1991-06-01), Sherman
patent: 5031137 (1991-07-01), Elrod
patent: 5150321 (1992-09-01), Keating
patent: 5184318 (1993-02-01), Brigg et al.
patent: 5193070 (1993-03-01), Abiko et al.
patent: 5218564 (1993-06-01), Covey
patent: 5220525 (1993-06-01), Anderson et al.
patent: 5289400 (1994-02-01), Przybysz et al.
Dean, K. J. `Some Electronic Logic Circuits for Serial-Parallel Arithemetic, Radio and Electronic Engineer`, vol. 37, No. 2, Feb. 1969, London GB pp. 95-98.
Derwent Publications Ltd., London, GB, Soviet Inventions Illustrated, Section EI, Week 8747, Class T, AN 87.sub.]333693.
Moore, J. W. `Associative Control Store System for Multiplication`, IBM Technical Disclosure Bulletin, vol. 19, No. 2, Jul. 1976, New York US pp. 612-613.
Waldecker, D. E. "Increased Utilization Counter", IBM Technical Disclosure Bulletin, vol. 15, No. 2, Jul. 1972, New York US p. 571.
Baydatch Yair
Erlich Gadi
Falik Ohad
Intrater Gideon
Ostrer Aharon
An Meng-Ai T.
Bowler Alyssa H.
National Semiconductor Corporation
LandOfFree
Binary multiplication implemented by existing hardware with mino does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Binary multiplication implemented by existing hardware with mino, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Binary multiplication implemented by existing hardware with mino will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1827548