Binary calculation circuit

Details Binary calculation circuit Binary calculation circuit

1988-03-11

1990-04-24

Harkcom, Gary V.

Boots, shoes, and leggings

364786, G06F 750

Patent

active

049205099

ABSTRACT:
A circuit for performing binary calculation, the circuit being of the type having at least one cell possessing: a first bit input (Ai), a second bit input (Bi), a carry-in input (Ri-1), circuitry (1600) for generating a two input bit exclusive-OR signal (Ai.sym.Bi) and its complement (Ai.sym.Bi), circuitry (1800) for producing a result signal, and circuitry (1900) for producing a carry-out signal (Ri), the circuitry being constituted by multiplexed logic. The complemented two input bit exclusive-OR signal (Ai.sym.Bi) is produced by inverting the two input bit exclusive-OR signal (Ai.sym.Bi), thereby making it possible to utilize only 15 transistors in the most cut-down version of the circuit. The invention also relates to a circuit (20) having an addition cell (22) calculating the sum of the input bits and a subtraction cell (24) calculating the difference of the input bits. The circuitry (1600) for producing the two input bit exclusive-OR signal (Ai.sym.Bi) and its complement (Ai.sym.Bi) are then used in common both by the addition cell (22) and by the subtraction cell (24).

REFERENCES:
patent: 3767906 (1973-10-01), Pryor
patent: 3932734 (1976-01-01), Parsons
patent: 4052604 (1977-10-01), Maitland et al.
patent: 4071905 (1978-01-01), Oguchi et al.
patent: 4369500 (1983-01-01), Fette
patent: 4471454 (1984-09-01), Dearden et al.
patent: 4485316 (1984-11-01), Nuzillat et al.
patent: 4709346 (1987-11-01), Henlin
patent: 4713790 (1987-12-01), Kloker et al.
patent: 4739503 (1988-04-01), Armer et al.
IBM Technical Disclosure Bulletin, vol. 29, No. 6, Nov. 1986, p. 2549, "CMOS XDR".
Proceedings of the IEEE International Conference on Computer Design: VLSI in Computers (New York, Oct. 7-10, 1985), "Carry-Save Adders and Their Application for a Multiplication with Factored Multiplicands", by S. Steinlechner et al, pp. 359-362.
Patent Abstracts of Japan, vol. 9, No. 140, Logical Circuit, Masafumi Yamaguchi (Jun. 14, 1985).
International Journal of Mini & Microcomputers, "Bit Serial Techniques in VLSI Parallel Processing", by D. I. Moldovan et al, vol. 7, No. 2, 1985, pp. 49-52.

Affiliated with

Also associated with

Rating

Binary calculation circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Binary calculation circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Binary calculation circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-39015