Binary arithmetic coding device

Details Binary arithmetic coding device Binary arithmetic coding device

2008-08-20

2011-12-06

Nguyen, Linh (Department: 2819)

Coded data generation or conversion

Digital code to digital code converters

To or from code based on probability

C341S050000, C341S051000, C341S065000, C341S067000, C341S106000, C375S240020, C375S240120, C375S240140, C375S240250, C382S100000, C382S107000, C382S247000, C382S284000

Reexamination Certificate

active

08072359

ABSTRACT:
An object of the present invention is to provide a binary arithmetic coding device that allows real-time processing with a higher image quality. At a timing at which a ternary data string for a target bit is outputted, an updated coding range width and an updated range width of less probability are outputted. For that reason, while a binary conversion unit (32) and an f value retention processor (33) convert the ternary data string into a binary data string to output a coded bit, a binary arithmetic re-normalization unit (31) is allowed to perform a processing of binary arithmetic coding for the next bit.

REFERENCES:
patent: 6894628 (2005-05-01), Marpe et al.
patent: 6900748 (2005-05-01), Marpe et al.
patent: 6943710 (2005-09-01), Marpe et al.
patent: 7079057 (2006-07-01), Kim et al.
patent: 7095344 (2006-08-01), Sekiguchi et al.
patent: 7176815 (2007-02-01), Hung et al.
patent: 7251371 (2007-07-01), Kobayashi et al.
patent: 7379608 (2008-05-01), Marpe et al.
patent: 7443318 (2008-10-01), Hung et al.
patent: 7522076 (2009-04-01), Hsu et al.
patent: 7684488 (2010-03-01), Marpe et al.
patent: 7777654 (2010-08-01), Chang
patent: 7876240 (2011-01-01), Le Lann et al.
patent: 7898445 (2011-03-01), Otsuka
patent: 2005/0001745 (2005-01-01), Sankaran
patent: 2004-128619 (2004-04-01), None
patent: 2004-135252 (2004-04-01), None
Shojania et al., “A High Performance CABAC Encoder”, IEEE-Newcas Conference, The 3rd International, Quebec City, Canada, Jun. 19-22, 2005, pp. 104-107.
Mo et al., “A High Throughout Binary Arithmetic Coding Engine for h.264/avc”, Solid-State and Integrated Circuit Technology, 2006, Icsict 2006, 8th International Conference, IEEE, PI, Jan. 1, 2006, pp. 1914-1918.
Nunez et al., “High Performance Arithmetic Coding VLSI Macro for the H264 Video Compression Standard”, 2005 Digest of Technical Papers, International Conference on Consumer Electronics, Jan. 8, 2005, pp. 287-288.
Jian-Long et al., “A Low Cost Context Adaptive Arithmetic Coder for H.264/MPEG-4 AVC Video Coding”, 2007 IEEE International Conference on Acoustics, Speech and Signal Processing: Apr. 15-20, 2007, Honolulu, HI, pp. II-105.
Supplementary European Search Report, European Patent Application No. 08792561.6, mailed Nov. 24, 2010.
International Preliminary Report on Patentability for PCT Application No. PCT/JP2008/064790, mailed on Mar. 18, 2010.
Flordal et al., “Acclerating CABAC Encoding for Multi-standard Media with Configurability”, Proceedings of the 20th International Parallel and Distributed Processing Symposium, Apr. 25-29, 2006.
Bin, et al., “A High Speed CABAC Algorithm Based on Probability Estimation Update”, Proceeding of the Fourth International Conference on Image and Graphics, Aug. 22-24, 2007, pp. 195-199.
Advanced Video Coding for Generic Audiovisual Services ITU-T, May 2003, JT-H264.
International Search Report for PCT/JP2008/064790, mailed Sep. 16, 2008.

Affiliated with

Also associated with

Rating

Binary arithmetic coding device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Binary arithmetic coding device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Binary arithmetic coding device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4304222