BIMOS logic gates

Details BIMOS logic gates BIMOS logic gates

1990-09-21

1991-04-09

Miller, Stanley D.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307448, 307455, 307475, 307570, H03K 1902, H03K 19086, H03K 190175

Patent

active

050067303

ABSTRACT:
A BIMOS logic gate (10) comprises a differential circuit having a common biasing network (14). A MOS transistor (16) in one portion of the differential circuit receives a MOS level input signal (36) and provides an ECL level output signal (34). A bipolar transistor (20) is biased by a complementary ECL level input signal 32'. The other portion of the differential circuit includes a bipolar transistor (30) that is biased by an ECL level input signal 32. The emitter coupled transistors 20 and 30, receiving complementary ECL level inputs, along with the MOS transistor 36, receiving MOS level inputs, combine to provide logic functions with ECL level outputs 34 and 34'.

REFERENCES:
patent: 4645951 (1987-02-01), Uragami
patent: 4749883 (1988-06-01), Price, Jr.
patent: 4804868 (1989-02-01), Masuda et al.
patent: 4804869 (1989-02-01), Masuda et al.

Affiliated with

Also associated with

Rating

BIMOS logic gates does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with BIMOS logic gates, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and BIMOS logic gates will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2036644