Bidirectional tri-state data bus buffer control circuit for dela

Details Bidirectional tri-state data bus buffer control circuit for dela Bidirectional tri-state data bus buffer control circuit for dela

1992-02-03

1995-05-23

Lee, Thomas C.

Boots, shoes, and leggings

364DIG1, 3642328, 364239, 3642386, G06F 1300, G06F 1338

Patent

active

054189330

ABSTRACT:
A data bus control circuit is formed on a single semiconductor integrated circuit that includes input/output terminals for external data exchange and a plurality of functional blocks including a CPU. A bi-directional bus buffer buffers data sent over a data bus between the CPU and the input/output terminals. The signal propagation direction of the bus buffer is determined according to a logic level of a read control signal supplied from the CPU.

REFERENCES:
patent: 4652992 (1987-03-01), Mensch
patent: 4813020 (1989-03-01), Iwamura et al.
patent: 4821170 (1989-04-01), Bernick et al.
patent: 5065224 (1991-11-01), Fraser et al.
patent: 5089951 (1992-02-01), Iijima
patent: 5095485 (1992-03-01), Sato
patent: 5247689 (1993-09-01), Ewert
Bursky "Microprocessor Systems Design and Application" 1980 pp. 32-33.
Am 8085A/Am 8085A-2/Am 9085ADM Specification (Veronis "Microprocessor Hardware and Applications", Appendix D pp. 723-733, 1986).
Mano Morris, "Computer System Architecture", 2nd Ed., pp. 266-269, 1983.

Affiliated with

Also associated with

Rating

Bidirectional tri-state data bus buffer control circuit for dela does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Bidirectional tri-state data bus buffer control circuit for dela, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bidirectional tri-state data bus buffer control circuit for dela will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2147546