Bidirectional buffer with latch and parity capability

Details Bidirectional buffer with latch and parity capability Bidirectional buffer with latch and parity capability

1988-05-26

1992-04-21

Smith, Jerry

Excavating

G06F 1110

Patent

active

051075075

ABSTRACT:
A circuit for buffering and parity checking digital data communicated between first and second data buses includes a plurality of bidirectional bit buffer circuits. Each of the bidirectional bit buffer circuits includes: a first data path comprising a data receiver, latch, and driver connected in series between the first and second data buses, respectively; a second data path comprising a data receiver, latch and driver connected in series between the second and first data buses, respectively; control mechanisms for controlling the drivers to selectively place the output of the drivers in an active driving or high impedance state; and control mechanisms for controlling the data latches to selectively latch or pass through data. A parity generating circuit is connected at the output of the latch in the first data path of each of the bidirectional bit buffer circuits for generating a parity bit responsive to the data at the output of these latches. A transparent latch and driver circuit with phase splitter are provided for increasing the speed of the circuit without substantially increasing the power requirements.

REFERENCES:
patent: 2873363 (1959-02-01), Wanlass
patent: 2951951 (1960-09-01), Morgan
patent: 3112413 (1963-11-01), Zimbel
patent: 3170075 (1965-02-01), Mellott
patent: 3192362 (1965-06-01), Cheney
patent: 3215852 (1965-11-01), Brode et al.
patent: 3231763 (1966-01-01), Mellott
patent: 3283175 (1966-11-01), Webb
patent: 3324307 (1967-06-01), Mellot et al.
patent: 3421026 (1969-01-01), Stopper
patent: 3424923 (1969-01-01), Mellott
patent: 3602733 (1971-08-01), Aokl
patent: 3805233 (1974-04-01), Steadman
patent: 3824408 (1974-07-01), Brunel
patent: 3914628 (1975-10-01), Pao et al.
patent: 4031412 (1977-06-01), Ohhinata et al.
patent: 4044271 (1977-08-01), Symanski et al.
patent: 4163997 (1979-08-01), Schroeder et al.
patent: 4199731 (1980-04-01), Taylor et al.
patent: 4251884 (1981-02-01), Baun, Jr.
patent: 4287433 (1981-09-01), Goodspeed
patent: 4311927 (1982-01-01), Ferris
patent: 4357547 (1982-11-01), Espe et al.
patent: 4409189 (1985-02-01), Okhasi
patent: 4429391 (1984-01-01), Lee
patent: 4462102 (1984-07-01), Povlick
patent: 4477904 (1984-10-01), Thorarud
patent: 4485470 (1954-11-01), Reali
patent: 4498175 (1985-02-01), Nagumo et al.
patent: 4528465 (1985-07-01), Harvey
patent: 4592023 (1986-05-01), Beranger et al.
patent: 4608693 (1986-08-01), Baranyai et al.
patent: 4614884 (1986-09-01), Nagano
patent: 4639917 (1987-01-01), Farota
patent: 4646312 (1987-02-01), Goldsbury et al.
patent: 4661727 (1987-04-01), Ferris et al.
patent: 4670876 (1987-06-01), Kirk
patent: 4672242 (1987-06-01), Teymouri
patent: 4682050 (1987-07-01), Beranger et al.
patent: 4682052 (1987-07-01), Kyomasu
patent: 4685088 (1987-08-01), Iannucci
patent: 4697103 (1987-09-01), Ferris et al.
patent: 4707623 (1987-11-01), Bismark
patent: 4710934 (1987-12-01), Traynor
patent: 4710935 (1987-12-01), Kim et al.
patent: 4730132 (1988-03-01), Watanabe et al.
patent: 4746818 (1988-05-01), Hafner
patent: 4763303 (1988-08-01), Flannagan
patent: 4872172 (1989-10-01), Sanner
Carinalli et al., "Expandable IC Finds and Fixes Errors Fast", Electronic Design, Feb. 18, 1982, pp. 177-186.
IBM Technical Disclosure Bulletin, vol. 16, No. 10, Mar. 1974, p. 3249.
IBM Technical Disclosure Bulletin, vol. 14, No. 3, Aug. 1971, pp. 804-805.
IBM Technical Disclosure Bulletin, vol. 27, No. 4A, Sep. 1984, pp. 2140-2148.
IBM Technical Disclosure Bulletin, vol. 27, No. 10B, Mar. 1985, pp. 6316-6317.
Patent Abstracts of Japan, vol. 9, No. 167 (P-372) (1980), Jul. 12, 1985.
Patent Abstracts of Japan, vol. 11, No. 103 (P-562) (2550), Apr. 2, 1987.
Jacob Millman: "Microelectronics: Digital & Analog Circuits and Systems", 1979, p. 109, International Student Edition, McGraw-Hill, Inc., Singapore.

Affiliated with

Also associated with

Rating

Bidirectional buffer with latch and parity capability does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Bidirectional buffer with latch and parity capability, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bidirectional buffer with latch and parity capability will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1593621