BiCMOS noninverting buffer and logic gates

Details BiCMOS noninverting buffer and logic gates BiCMOS noninverting buffer and logic gates

1991-03-22

1992-05-05

Hudspeth, David

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307570, H03K 1902

Patent

active

051110776

ABSTRACT:
A BiCMOS logic circuit which implements single stage noninverting logic functions is described. The circuit includes pull-up and pull-down assembly means coupled between the input and output nodes. The pull-down assembly means comprises a pair of complementary metal-oxide semiconductor field-effect transistors connected in an inverter configuration in which the gates of the pair of CMOS transistors are coupled to the input node while the output of the inverter configuration drives the base of a bipolar transistor coupled to the output node.

REFERENCES:
patent: 4425516 (1984-01-01), Wanlass
patent: 4678943 (1987-07-01), Uragami et al.
patent: 4701642 (1987-10-01), Pricer
patent: 4837462 (1989-06-01), Watanabe et al.
patent: 4845385 (1989-07-01), Ruth, Jr.
patent: 4853560 (1989-08-01), Iwamura et al.
patent: 4871928 (1989-10-01), Bushey
patent: 5030856 (1991-07-01), Dansky et al.

Affiliated with

Also associated with

Rating

BiCMOS noninverting buffer and logic gates does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with BiCMOS noninverting buffer and logic gates, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and BiCMOS noninverting buffer and logic gates will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1414721