Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1991-04-30
1992-06-23
Hudspeth, David
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307443, 307455, 3072966, H03K 1716
Patent
active
051245809
ABSTRACT:
A BiCMOS logic circuit utilizes an emitter-coupled pair of bipolar transistors for differentially comparing an input signal with a logic reference level. Each of the bipolar transistors are resistively loaded by a p-channel metal-oxide-semiconductor (PMOS) transistor. An emitter follower, having its base coupled to the collector of one of the bipolar transistors and its collector connected to the first power supply potential, provides the output signal. NMOS transistors are used as current sources for biasing the emitter-coupled pair and the emitter follower. A circuit means provides a feedback signal coupled to the gates of the PMOS transistors for dynamically controlling the load resistance presented to said emitter coupled pair.
REFERENCES:
patent: 4425516 (1984-01-01), Wanlass
patent: 4678943 (1987-07-01), Uragami et al.
patent: 4701642 (1987-10-01), Pricer
patent: 4713560 (1987-12-01), Herndon
patent: 4845385 (1989-07-01), Ruth, Jr.
patent: 4853560 (1989-08-01), Iwamura et al.
patent: 4868421 (1989-09-01), Herndon et al.
patent: 4871928 (1989-10-01), Bushey
patent: 4902915 (1990-02-01), Tran
patent: 4999519 (1991-03-01), Kitsukawa et al.
Matthews James A.
Rosseel Geert
Hudspeth David
MicroUnity Systems Engineering, Inc.
LandOfFree
BiCMOS logic gate having linearly operated load FETs does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with BiCMOS logic gate having linearly operated load FETs, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and BiCMOS logic gate having linearly operated load FETs will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-935042