BICMOS ECL circuit suitable for delay regulation

Details BICMOS ECL circuit suitable for delay regulation BICMOS ECL circuit suitable for delay regulation

1992-04-20

1993-10-19

Ng, Jin F.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307446, H03K 1760, H03K 1902

Patent

active

052548910

ABSTRACT:
CMOSFETs control the power in a bipolar logic gate to regulate its operating speed and hence its delay. In a specific embodiment of the invention, an n-channel CMOSFET controls the constant current through an emitter-coupled current switch, comprised of a pair of bipolar integrated circuit transistors. A p-channel CMOSFET, in series with each collector of the switch pair, establishes the collector voltage so as to maintain constant the output swing of the gate as the power through the gate is varied in order to regulate the gate delay. An error signal, indicative of factors that can cause variations in gate delay and the inverse of the error signal are generated by an on-chip circuit. The error signal is coupled to the n-channel CMOSFET and the inverse of the error signal is coupled to the p-channel CMOSFET. Thus, as the switch current is decreased in order to increase the gate delay, the collector impedance is simultaneously increased so the collector voltage, and hence the gate swing, remains constant. Similarly, when the switch current is increased, the collector impedance is decreased.

REFERENCES:
patent: 4346343 (1982-08-01), Berndlmaier et al.
patent: 4383216 (1983-05-01), Dorler et al.
patent: 4445083 (1984-04-01), DeFalco
patent: 4641048 (1987-02-01), Pollock
patent: 4853560 (1989-08-01), Iwamura et al.
patent: 4866303 (1989-09-01), Kanai et al.
patent: 4902915 (1990-02-01), Tran
patent: 4922140 (1990-05-01), Gahle et al.
patent: 4926069 (1990-05-01), Yamazaki
patent: 4939389 (1990-07-01), Cox et al.
patent: 4980586 (1990-12-01), Sullivan et al.
patent: 4999519 (1991-03-01), Kitsukawa et al.
patent: 5001365 (1991-03-01), Murabayashi et al.
"Cascode ECL Circuit with AC Coupled Push-Pull in BICMOS"; by G. Boudon; IBM Technical Disclosure Bulletin; vol. 33, No. 10B, Mar. 1991; pp. 189-190.
"Delay Regulation--A Circuit Solution to the Power/Performance Tradeoff"; IBM Journal of Research and Development; vol. 25, No. 2 and 3, May 1981, by E. Berndlmaier et al.

Affiliated with

Also associated with

Rating

BICMOS ECL circuit suitable for delay regulation does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with BICMOS ECL circuit suitable for delay regulation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and BICMOS ECL circuit suitable for delay regulation will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1354331