Biasing network for use with field effect transistor ring mixer

Details Biasing network for use with field effect transistor ring mixer Biasing network for use with field effect transistor ring mixer

1991-04-25

1992-10-06

Miller, Stanley D.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307571, 3072961, 3072964, 3072966, 3072968, 455326, H03K 301, H03K 17687

Patent

active

051534690

ABSTRACT:
A biasing network for use in conjunction with a mixer employing field effect transistors which provides for minimum conversion loss over a range of process and temperature conditions. The biasing circuit includes a first field effect transistor having a small gate periphery which is configured as a current source, a second or reference field effect transistor having a gate periphery substantially equal to the gate peripheries of the transistors in the mixer to which the biasing circuit is providing DC biasing voltages and a voltage divider which is functional in defining operating conditions for the reference transistor.

REFERENCES:
patent: 4712024 (1987-12-01), McGuire et al.
patent: 4823029 (1989-04-01), Gabara
patent: 4829204 (1989-05-01), Harris, Jr. et al.

Affiliated with

Also associated with

Rating

Biasing network for use with field effect transistor ring mixer does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Biasing network for use with field effect transistor ring mixer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Biasing network for use with field effect transistor ring mixer will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1191558