Biasing mold for integrated circuit chip assembly encapsulation

Plastic and nonmetallic article shaping or treating: processes – Direct application of fluid pressure differential to... – Producing multilayer work or article

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

26427214, 26427217, 26427215, 264277, 264278, 425116, 425544, 425546, B29C 3364, B29C 3376, B29C 7070, B29C 3310

Patent

active

059977981

ABSTRACT:
This invention provides an improved apparatus and method for encapsulating the solder ball interconnections of an integrated circuit assembly which accommodates the use of high viscosity encapsulating materials and enables flush molding to be accomplished without substantially altering the exposed surface of the integrated circuit chip. In accordance with the preferred embodiment of this invention, an integrated circuit chip assembly including an integrated circuit chip mounted on a chip carrier or directly on a circuit board in a standoff relationship by solder ball connections is provided. A mold is placed over the integrated circuit chip. The mold of one embodiment has a compliant material disposed on the molding surface of the mold cavity. The mold also has at least one inlet hole for dispensing encapsulant into the mold, at least one opening for applying a vacuum to the mold and at least one vent. The mold is placed so that the compliant material is flush against the exposed surface of the integrated circuit chip. External pressure is applied to the mold to seal the mold to the surface of the substrate. A metered volume of encapsulant material is dispensed through the inlet into the space surrounding the integrated circuit chip and the space between the integrated circuit chip and the chip carrier or circuit board while a vacuum is applied to the mold to facilitate flow into the mold and around the solder ball interconnections. After the required amount of encapsulant material is dispensed, the material is cured to form a bond between the integrated circuit chip and the chip carrier or circuit board and reinforce the solder ball connections. In another embodiment of the mold of this invention, a bore hole extends through the mold and into the cavity. The bore hole is fitted with a push pin and a retractable spring support which together serve as a biasing mechanism during the molding process.

REFERENCES:
patent: 3608023 (1971-09-01), Scarborough
patent: 4861251 (1989-08-01), Moitzger
patent: 4915607 (1990-04-01), Medders et al.
patent: 5019673 (1991-05-01), Juskey et al.
patent: 5120678 (1992-06-01), Moore et al.
patent: 5169056 (1992-12-01), Recle et al.
patent: 5203076 (1993-04-01), Banerji et al.
patent: 5239198 (1993-08-01), Lin et al.
patent: 5248710 (1993-09-01), Shiobara et al.
patent: 5273938 (1993-12-01), Lin et al.
patent: 5292688 (1994-03-01), Hsiao et al.
patent: 5337588 (1994-08-01), Chhatwal
patent: 5371404 (1994-12-01), Juskey et al.
patent: 5385869 (1995-01-01), Liu et al.
patent: 5409362 (1995-04-01), Neu
patent: 5444028 (1995-08-01), Sono et al.
patent: 5450283 (1995-09-01), Lin et al.
patent: 5603879 (1997-02-01), Osada et al.
patent: 5626887 (1997-05-01), Chou et al.
patent: 5662848 (1997-09-01), Tanaka et al.
patent: 5665281 (1997-09-01), Drummond

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Biasing mold for integrated circuit chip assembly encapsulation does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Biasing mold for integrated circuit chip assembly encapsulation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Biasing mold for integrated circuit chip assembly encapsulation will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-820250

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.