Biasing and sizing of the MOS transistor in weak inversion for l

Amplifiers – With semiconductor amplifying device – Including particular biasing arrangement

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

330288, H03F 304

Patent

active

061572594

ABSTRACT:
Methods and circuits are disclosed for low voltage (1.5 Volt and below) CMOS circuits, offering good transconductance and current driving capabilities. These goals are achieved by biasing CMOS transistors in the weak inversion region, by utilizing multiple unit-sized transistors with a fixed gate width to gate length ratio, and by maintaining a uniform threshold voltage of each unit-sized transistor. The required transistor size is obtained by parallel connection of several unit-sized transistors, such that `n` unit sized transistors carry the required current of `n` units. The methods and circuits disclosed eliminate deviation of the output current of current mirrors caused by threshold voltage mismatch. Disclosed are a current mirror and two typical amplifiers as examples of weak inversion design.

REFERENCES:
patent: 4525683 (1985-06-01), Jason
patent: 4555623 (1985-11-01), Bridgewater et al.
patent: 4706036 (1987-11-01), Rebeschini
patent: 4792749 (1988-12-01), Kitagawa et al.
patent: 4910480 (1990-03-01), Crosby
patent: 5047706 (1991-09-01), Ishibashi et al.
patent: 5373253 (1994-12-01), Bailey et al.
Vittoz et al., "CMOS Analog Integrated Circuits Based on Weak Inversion Operation", IEEE Journal of Solid-State Circuits, vol. SC-12, No. 3, Jun. 1977.
Grotjohn et al., "A Parametric Short-Channel MOS Transistor Model for Subthreshold and Strong Inversion Current", IEEE Journal of Solid-State Circuits, vol. SC-19, No. 1, Feb. 1984.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Biasing and sizing of the MOS transistor in weak inversion for l does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Biasing and sizing of the MOS transistor in weak inversion for l, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Biasing and sizing of the MOS transistor in weak inversion for l will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-965287

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.