Biased current mirror having minimum switching delay

Details Biased current mirror having minimum switching delay Biased current mirror having minimum switching delay

1984-02-07

1985-06-25

Mullins, James B.

Amplifiers

With semiconductor amplifying device

Including current mirror amplifier

330296, 323315, H03F 304

Patent

active

045256829

ABSTRACT:
A biased current mirror comprises first and second transistor having their emitters connected to ground and their bases connected together. The collectors of the transistors are connected to connector pads on an integrated circuit. Bias current is supplied to the input of the current mirror to keep the base-emitter capacitances of the transistors charged despite a cutoff of input current. An offset current, proportional to the bias current is supplied to the output of the current mirror to offset the output current response of the mirror to the bias current. A current-capacitance oscillator including two biased current mirrors comprises differentially coupled pairs of transistors with the biased current mirrors controlling the charge and discharge of a timing capacitor. A conventional phase detector circuit incorporates a biased current mirror to minimize switching error due to delays associated with junction capacitors of the transistors.

REFERENCES:
patent: 4103249 (1978-07-01), Burdick
patent: 4462005 (1984-07-01), Kusakabe et al.

Affiliated with

Also associated with

Rating

Biased current mirror having minimum switching delay does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Biased current mirror having minimum switching delay, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Biased current mirror having minimum switching delay will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-556889